

HW3 Solutions

Version 1.0 – updated 10/26/2003

Email cs152-td@cory with corrections or questions.

7.7

1 miss, 4 miss, 8 miss, 5 miss, 20 miss, 17 miss, 56 miss, 9 miss, 19 miss, 11 miss, 4 miss, 43 miss, 5 hit, 6 miss, 9 hit, 17 hit

Tag	Cache block
1	17 hit
1	19
0	4
0	5 hit
0	6
3	56
0	9 hit
2	43

7.9

of bits required is :
 $(128+16+1)*4k=580k$

7.11

For organization a, miss penalty is $16*(10+1)=176$ cycles
For organization b, miss penalty is $4*(10+1)=44$ cycles
For organization c, miss penalty is $4*10+4*4=56$ cycles

7.15

$AMAT = 1*2+0.05*20*2=4ns$

7.16

$$AMAT = 1.2 \times 2 + 0.03 \times 20 \times 2 = 3.6 \text{ ns}$$

The AMAT is improved by 10% but double the size of the cache. Probably it is a good tradeoff.

7.18

$x \times (1 + 32 - \log_2(x) - 2 + 32) \leq 18 \times 32 \times 8 \times 1024 \text{ bits} \Rightarrow x \leq 85595.6 \Rightarrow$ we need cache line $\log_2(x) = 16.38$
 so set cache line size is $2^{16} = 64 \text{ k}$, Thus 8 of 32Kx8bits SRAM will be used for cache data storage,
 which is 64k words. The # of tag bits is $32 - 16 - 2 = 14$ bits. The tag and valid bit consumes
 $15 \text{ bits} \times 64 \text{ k} = 32 \text{ k} \times 30 \text{ bits}$, which needs 4 32kx8 bit SRAM.

7.23

One example is the following memory address references: Assuming that cache size is 16, the address is word address and each cache block is one word.

1, 2, 17, 33, 1, 2
 for 2-way associative cache, 1 miss, 2 miss, 17 miss(kick out 1), 33 miss(kick out 2), 1 miss, 2 miss
 for directed map cache, 1 miss, 2 miss, 17 miss(kick out 1), 33 miss(kick out 17), 1 miss, 2 hit

7.27

$$CPI = CPI_{hit} + \text{miss rate} \times \text{miss penalty}$$

For cache 1:

$$CPI = CPI_{hit} + 4\% \times (6+1) + 0.5 \times 8\% \times (6+1) = 2 \Rightarrow CPI_{hit} = 1.44$$

For cache 2:

$$CPI = CPI_{hit} + 2\% \times (6+4) + 0.5 \times 5\% \times (6+4) = 1.44 + 0.45 = 1.89$$

For cache 3:

$$CPI = CPI_{hit} + 2\% \times (6+4) + 0.5 \times 4\% \times (6+4) = 1.44 + 0.40 = 1.84$$

Cache 1 spends the most cycles on cache miss