

CS152 – Computer Architecture and Engineering
Lecture 19 – Advanced Pipelining:
Pentium III & 4, AMD Athlon & Opteron,
VLIW and Itanium I & II

2003-10-30

Dave Patterson
(www.cs.berkeley.edu/~patterson)

www-inst.eecs.berkeley.edu/~cs152/



CS 152 L19 Adv. Pipe 5 (1)

Patterson Fall 2003 © UCB

Review 1/2

- Reservations stations: renaming to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
 - Dynamic hardware schemes can unroll loops dynamically in hardware
 - Dependent on renaming mechanism to remove WAR and WAW hazards
- Helps cache misses as well



CS 152 L19 Adv. Pipe 5 (2)

Patterson Fall 2003 © UCB

Review 2/2

- Reorder Buffer:
 - Provides generic mechanism for “undoing” computation
 - Instructions placed into Reorder buffer in *issue order*
 - Instructions exit in same order – providing *in-order-commit*
 - Trick: Don't want to be canceling computation too often!
- Branch prediction important to good performance
 - Depends on ability to cancel computation (Reorder Buffer)
- Explicit Renaming: more physical registers than ISA.
 - Separates *renaming* from *scheduling*
 - Opens up lots of options for resolving RAW hazards
 - Rename table: tracks current association between architectural registers and physical registers
 - Potentially complicated rename table management
- Parallelism hard to get from real hardware beyond today



CS 152 L19 Adv. Pipe 5 (3)

Patterson Fall 2003 © UCB

Review: Road to Faster Processors

- Time = Instr. Count x CPI x Clock cycle time
- How get a shorter Clock Cycle Time?
- Can we get CPI < 1?
- Can we reduce pipeline stalls for cache misses, hazards, ... ?
- IA-32 P6 microarchitecture (μarchitecture): Pentium Pro, Pentium II, Pentium III
- IA-32 “Netburst” μarchitecture (Pentium 4, ...)
- IA-32 AMD Athlon, Opteron μarchitectures
- IA-64 Itanium I and II microarchitectures



CS 152 L19 Adv. Pipe 5 (4)

Patterson Fall 2003 © UCB

Dynamic Scheduling in Pentium Pro, II, III

- P6 doesn't pipeline 80x86 instructions
- P6 decode unit translates the Intel instructions into 72-bit “micro-operations” (~MIPS instructions)
- Takes 1 clock cycle to determine length of 80x86 instructions + 2 more to create the micro-operations
- Most instructions translate to 1 to 4 micro-operations
- Sends micro-operations to reorder buffer & reservation stations



CS 152 L19 Adv. Pipe 5 (5)

Patterson Fall 2003 © UCB

Dynamic Scheduling in P6 (Pentium Pro, II, III)

- Complex 80x86 instructions are executed by a conventional microprogram (8K x 72 bits) that issues long sequences of micro-operations
- 10 stage pipeline for micro-operations
- 14 clocks in total pipeline




CS 152 L19 Adv. Pipe 5 (6)

Patterson Fall 2003 © UCB

P6 Pipeline

- 14 clocks in total (~3 state machines)
- 8 stages are used for in-order instruction fetch, decode, and issue
 - Takes 1 clock cycle to determine length of 80x86 instructions + 2 more to create the micro-operations (uops)
- 3 stages are used for out-of-order execution in one of 5 separate functional units
- 3 stages are used for instruction commit



CS 162 L19 Adv. Pipe 5 (7)

Patterson Fall 2003 © UCB

Dynamic Scheduling in P6


Parameter	80x86 microops
Max. instructions issued/clock	3
Max. instr. complete exec./clock	5
Max. instr. committed/clock	3
Window (Instrs in reorder buffer)	40
Number of reservations stations	20
Number of rename registers	40
No. integer functional units (FUs)	2
No. floating point FUs	1
No. SIMD Fl. Pt. FUs	1
No. memory Fus	1 load + 1 store



CS 162 L19 Adv. Pipe 5 (8)

Patterson Fall 2003 © UCB


P6 Block Diagram



From: <http://www.digit-life.com/articles/pentium4/>

Patterson Fall 2003 © UCB

Pentium III Die Photo



- EBL/BBL - Bus logic, Front, Back
- MOB - Memory Order Buffer
- Packed FPU - MMX Fl. Pt. (SSE)
- IEU - Integer Execution Unit
- FAU - Fl. Pt. Arithmetic Unit
- MIU - Memory Interface Unit
- DCU - Data Cache Unit
- PMH - Page Miss Handler
- DTLB - Data TLB
- BAC - Branch Address Calculator
- RAT - Register Alias Table
- SIMD - Packed Fl. Pt.
- RS - Reservation Station
- BTB - Branch Target Buffer
- IFU - Instruction Fetch Unit (+IS)
- ID - Instruction Decode
- ROB - Reorder Buffer
- MS - Micro-instruction Sequencer




1st Pentium III, Katmai: 9.5 M transistors, 128 mm**2 in 0.25-micron

Patterson Fall 2003 © UCB

P6 Performance: uops/x86 instr

200 MHz, 8KIS/8KDS/256KL2\$, 66 MHz bus




CS 162 L19 Adv. Pipe 5 (11)

Patterson Fall 2003 © UCB

P6 Performance: Speculation rate


(% instructions issued that do not commit)




CS 162 L19 Adv. Pipe 5 (12)

Patterson Fall 2003 © UCB

P6 Performance: μ ops commit/clock



P6 Dynamic Benefit? Sum of parts CPI vs. Actual CPI



Administrivia

- Full cache demo board Friday 10/31
 - 8 more PCs in 125 Cory this week; more boards?
- Thur 11/6: Design Doc for Final Project due
 - Deep pipeline? Superscalar? Out-of-order?
- Tue 11/11: Veteran's Day (no lecture)
- Fri 11/14: Demo Project modules
- Wed 11/19: 5:30 PM Midterm 2 in 1 LeConte
- Tues 11/22: Field trip to Xilinx
- CS 152 Project Week: 12/1 to 12/5
 - Mon: TA Project demo, Tue: 30 min Presentation, Wed: Processor racing, Fri: Written report

Pentium 4 Architecture Features

- Called "NetBurst" Microarchitecture (for Pentium 4, Pentium 5, ...)
- Instruction Cache (Execution Trace Cache)
- Out-of-Order (OOO) execution engine
- Double-pumped Arithmetic Logic Unit
- Memory Subsystem (L1 access in 2 CP)
- Floating Point/Multi-Media performance


Pentium 4

- Still translate from 80x86 to micro-ops
- P4 has better branch predictor, more FUs
- Instruction Cache holds micro-operations vs. 80x86 instructions
 - no decode stages of 80x86 on cache hit
 - called "trace cache" (TC)
- Faster memory bus: initially 400 MHz v. 133 MHz
- Caches
 - Pentium III: L1I 16KB, L1D 16KB, L2 256 KB
 - Pentium 4: L1I 12K μ ops, L1D 8 KB, L2 256 KB
 - Block size: PIII 32B v. P4 128B; 128 v. 256 bits/clock
- Initial P4 Clock rates:
 - Pentium III 1 GHz v. Pentium IV 1.5 GHz
 - 14 stage pipeline vs. 24 stage pipeline

Pentium 4 features

- Multimedia instructions 128 bits wide vs. 64 bits wide => 144 new instructions
 - When used by programs??
 - Faster Floating Point: execute 2 64-bit Fl. Pt. Per clock
 - Memory FU: 1 128-bit load, 1 128-store /clock to MMX regs
- Using RAMBUS DRAM
 - Bandwidth faster, latency same as SDRAM
 - Later changed to support DDR SDRAM
- ALUs operate at 2X clock rate for many ops
- Pipeline doesn't stall at this clock rate: μ ops replay
- Rename registers: 40 vs. 128; Window: 40 v. 126
- BTB: 512 vs. 4096 entries (Intel: 1/3 misprediction improvement)

Registers



CS 162 L19 Adv. Page 5 (19)

Patterson Fall 2003 © UCB

SIMD: Single Instruction Multiple Data

- Beginning with Pentium II, "SIMD" instructions added
- "Partitions" ALU to do multiple narrow data operations in 1 clock cycle by breaking carry chain:
 - 64 bits => 2 32-bit int ops OR 4 16-bit ops OR 8 8-bit ops
- SSE2 added in Pentium 4
 - 128 bits => 2 64-bit Fl. Pt. OR 4 32-bit Fl. Pt. OR ...

Instructions	Packed Data	Registers MXM 64-bit	Registers XMM 128bit	APPS
MMX (57) Pentium II	INT B,W,Q	Yes	---	Imaging, MM, comm.
SSE (70) Pentium III	SP Float	Yes	---	3-D geo/rendering video en/decode
SSE2 (144) Pentium 4	INT, SP/DP Float	Yes	Yes	4-D graphics Scientific Comp

CS 162 L19 Adv. Page 5 (20)

Patterson Fall 2003 © UCB

Pentium 4 Cache


Level	Capacity	Assoc- iativity	Line Size (bytes)	Latency int/float (clocks)	Write Update Policy
First Data	8KB	4	64	2/9	write through
Trace Cache	12K μ ops	8	N/A	N/A	N/A
Second	256KB, 512KB	8	128 read 64 write	7/7	write back
Third	0, 512KB or 1MB or 2 MB	8	128 read 64 write	14/14	write back

CS 162 L19 Adv. Page 5 (21)

Patterson Fall 2003 © UCB

Pentium 4 Trace Cache 1/4

- P4 places its L1 instruction cache after the Instruction Fetch.
- Arranges decoded instructions (μ ops) into some mini-programs that are ready to be used whenever there is a L1 Cache Hit.
- The trace cache can send up to 3 μ ops directly to execution engine.



CS 162 L19 Adv. Page 5 (22)

Patterson Fall 2003 © UCB

Pentium 4 Trace Cache 2/4

What happens when there is a Trace Miss?

- Trace Miss happens when L1 Cache misses, therefore, it needs to go to L2 cache, and fetch it from there. This results in 8 pipeline stages in order to translate and decode the instructions.
- Trace cache operates in two modes :
 - Execute mode : trace cache -> execution logic->executed. This is the mode Trace cache normally runs on when there is no Cache miss
 - Trace segment build mode: Happens when L1 cache miss. Fetch code from L2 cache, translate to μ ops, build trace segment, load segment to trace cache.

CS 162 L19 Adv. Page 5 (23)


Patterson Fall 2003 © UCB

Pentium 4 Trace Cache 3/4

Trace cache applies Branch Prediction when building a trace.

It gets the code from the branch that it thinks the program will run on behind the code that it knows the program will take.

x86 code with branch: Trace cache build a trace from instructions up to including branch instruction, then pick a branch.



CS 162 L19 Adv. Page 5 (24)

Patterson Fall 2003 © UCB

Pentium 4 Trace Cache 4/4

Conventional way:

Branch predictor figure out branch to speculatively execute, then load a branch. takes up to 1 cycle of delay after every conditional branch instruction

With Trace cache:

the branch code is within the trace segment so there is no delay associated with bringing in the branch code.


- Most x86 instructions decode into 2 or 3 μ ops
- Rare long instructions, which could decode into 100s of μ ops. PIII and P4 use microcode ROM which process these instructions so the regular decoder can do decoding on normal smaller instructions.
- Trace cache put a tag in trace segment when sees long instruction, Tag points to section of microcode ROM contains the μ op sequence.
- When trace cache encounters the flag in execute mode, it lets microcode ROM stream proper sequence of μ ops into instruction stream for execution engine




CS 162 L19 Adv. Pipe 5 (26)

Patterson Fall 2003 © UCB

Block Diagram



Pentium 4 Speeds & Feeds



Line size L1/L2 = 32/64 bytes

CS 162 L19 Adv. Pipe 5 (27)

Patterson Fall 2003 © UCB

Out-of-Order Execution -- Pipeline

Pentium III processor misprediction pipeline

1	2	3	4	5	6	7	8	9	10
Fetch	Decode	Decode	Rename	ROB Rd	Rdy/Sch	Dispatch	Exec		

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Fetch	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Disp	Dis	FR	FR	Ex	Flgs	Br	Crk	Drive	

Pentium 4 processor misprediction pipeline

Pentium 4 Basic pipeline stages: Pentium 3 Basic Pipeline stages :

Stage	Work
1	Trace Cache next instruction pointer
2	Trace Cache next instruction pointer
3	Trace Cache fetch
4	Trace Cache fetch
5	Drive
6	Allocation
7	Rename
8	Rename
9	Queue
10	Schedule
11	Schedule
12	Schedule
13	Dispatch
14	Dispatch
15	Register Files
16	Register Files
17	Execute
18	Flags
19	Branch Check
20	Drive

1	Fetch
2	Fetch
3	Decode
4	Decode
5	Decode
6	Rename
7	ROB Rd
8	Rdy/Sch
9	Dispatch
10	Exec



CS 162 L19 Adv. Pipe 5 (28)

Patterson Fall 2003 © UCB

Pentium 4 Basic Features


- 42 million transistors (256 KB L2 cache)
55 watts @ 1.5GHz, 217 mm**2 (0.18u)
- 55 million transistors (512 KB L2 cache)
82 watts @ 3.0 GHz, 131 mm**2 (0.13u)
- Xeon (server): 160 million transistors
(512 KB L2 cache + 2048 KB L3)
65 watts @ 2.0 GHz, 211 mm**2 (0.13u)
- 400/533/800 MHz Front Side Bus
 - Bus to Memory Hub, which connects to DRAM, AGP graphics bus, and I/O Hub



CS 162 L19 Adv. Pipe 5 (29)


Patterson Fall 2003 © UCB

Pentium-4 die floor plan



L1 Dcache
L2 cache

Performance Comparison



100 x 100 x 8 = 80 KB

Scott Wasson "Intel's Pentium 4 Processor, Radical Chic!"
www.tech-report.com/reviews/2001q3/pentium4-2ghz/

AMD Athlon

- Similar to P6 microarchitecture (Pentium III), but more resources
- Transistors: PIII 24M v. Athlon 37M
- Die Size: 106 mm² v. 117 mm²
- Power: 30W v. 76W
- Cache: 16K/16K/256K v. 64K/64K/256K
- Window size: 40 vs. 72 uops
- Rename registers: 40 v. 36 int +36 Fl. Pt.
- BTB: 512 x 2 v. 4096 x 2
- Pipeline: 10-12 stages v. 9-11 stages
- Clock rate: 1.0 GHz v. 1.2 GHz
- Memory bandwidth: 1.06 GB/s v. 2.12 GB/s

Benchmarks: Pentium 4 v. PIII v. Athlon

- SPECbase2000
 - Int, P4@1.5 GHz: 524, PIII@1GHz: 454, AMD Athlon@1.2GHz:?
 - FP, P4@1.5 GHz: 549, PIII@1GHz: 329, AMD Athlon@1.2GHz:304
- WorldBench 2000 benchmark (business) PC World magazine, Nov. 20, 2000 (bigger is better)
 - P4 : 164, PIII : 167, AMD Athlon: 180
- Quake 3 Arena: P4 172, Athlon 151
- SYSmark 2000 composite: P4 209, Athlon 221
- Office productivity: P4 197, Athlon 209
- S.F. Chronicle 11/20/00: "... the challenge for AMD now will be to argue that frequency is not the most important thing--precisely the position Intel has argued while its Pentium III lagged behind the Athlon in clock speed."

Why Athlon, PIII were initially faster than P4?

Which explain performance advantage?

- 1) Athlon Instruction count less than P4
- 2) Athlon, PIII Average CPI better than P4
- 3) Athlon, PIII Clock rates better than P4

- | | |
|------------|-------------|
| 1.ABC: FFF | 5. ABC: TFF |
| 2.ABC: FFT | 6. ABC: TFT |
| 3.ABC: FTF | 7. ABC: TTF |
| 4.ABC: FTT | 8. ABC: TTT |

VLIW: Very Long Instruction Word

- Tradeoff instruction space for simple decoding
- The long instruction word has room for many operations
- By definition, all the operations the compiler puts in the long instruction word can execute in parallel
- E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
 - 16 to 24 bits per field => 7*16 or 112 bits to 7*24 or 168 bits wide
- Need compiling technique that schedules across several branches to have enough instructions

Loop Unrolling in VLIW

Memory reference 1	Memory reference 2	FP operation 1	FP op. 2	Int. op/branch	Clock
LD F0, 0(R1)	LD F6, -8(R1)				1
LD F10, -16(R1)	LD F14, -24(R1)				2
LD F18, -32(R1)	LD F22, -40(R1)	ADDD F0, F2	ADDD F8, F6, F2		3
LD F26, -48(R1)		ADDD F12, F10, F2	ADDD F16, F14, F2		4
		ADDD F20, F18, F2	ADDD F24, F22, F2		5
SD 0(R1), F4	SD -8(R1), F8	ADDD F28, F26, F2			6
SD -16(R1), F12	SD -24(R1), F16				7
SD -32(R1), F20	SD -40(R1), F24			SUBI R1, R1, #48	8
SD -0(R1), F28				BNEZ R1, LOOP	9

Unrolled 7 times to avoid delays

7 results in 9 clocks, or 1.3 clocks per iteration

Need more registers in VLIW (EPIC => 128int + 128FP)



CS 152 L19 Adv. Page 5 (37)

Patterson Fall 2003 © UCB

Superscalar v. VLIW

- Smaller code size
- Binary compatibility across generations of hardware
- Simplified Hardware for decoding, issuing instructions
- No Interlock Hardware (compiler checks?)
- More registers, but simplified Hardware for Register Ports (multiple independent register files?)



CS 152 L19 Adv. Page 5 (38)

Patterson Fall 2003 © UCB

Problems with First Generation VLIW

- Increase in code size
 - generating enough operations in a straight-line code fragment requires ambitiously unrolling loops
 - whenever VLIW instructions are not full, unused functional units translate to wasted bits in instruction encoding
- Operated in lock-step; no hazard detection HW
 - a stall in any functional unit pipeline caused entire processor to stall, since all functional units must be kept synchronized
 - Compiler might predict function units, but caches hard to predict
- Binary code compatibility
 - Pure VLIW => different numbers of functional units and unit latencies require different versions of the code



CS 152 L19 Adv. Page 5 (39)

Patterson Fall 2003 © UCB

Intel/HP IA-64 “Explicitly Parallel Instruction Computer (EPIC)”

- **IA-64**: instruction set architecture; EPIC is type
 - EPIC = 2nd generation VLIW
- **Itanium™** is name of first implementation (2001)
 - Highly parallel and deeply pipelined hardware at 800Mhz
 - 6-wide, 10-stage pipeline at 800Mhz on 0.18 μ process
- 128 64-bit integer registers + 128 82-bit floating point registers
 - Not separate register files per functional unit as in old VLIW
- Hardware checks dependencies (interlocks => binary compatibility over time)
- Predicated execution (select 1 out of 64 1-bit flags)
 - => 40% fewer mispredictions?



CS 152 L19 Adv. Page 5 (40)

Patterson Fall 2003 © UCB

Intel/HP IA-64 “Explicitly Parallel Instruction Computer (EPIC)”

- **Instruction group**: a sequence of consecutive instructions with no register data dependences
 - All the instructions in a group could be executed in parallel, if sufficient hardware resources existed and if any dependences through memory were preserved
 - An instruction group can be arbitrarily long, but the compiler must explicitly indicate the boundary between one instruction group and another by placing a **stop** between 2 instructions that belong to different groups
- IA-64 instructions are encoded in **bundles**, which are 128 bits wide.
 - Each bundle consists of a 5-bit template field and 3 instructions, each 41 bits in length
- 3 Instructions in 128 bit “groups”; field determines if instructions dependent or independent
 - Smaller code size than old VLIW, larger than x86/RISC
 - Groups can be linked to show independence > 3 instr



CS 152 L19 Adv. Page 5 (41)

Patterson Fall 2003 © UCB

5 Types of Execution in Bundle

Execution Unit Slot	Instruction type	Instruction Description	Example Instructions
I-unit	A	Integer ALU	add, subtract, and, or, cmp
	I	Non-ALU Int	shifts, bit tests, moves
M-unit	A	Integer ALU	add, subtract, and, or, cmp
	M	Memory access	Loads, stores for int/FP regs
F-unit	F	Floating point	Floating point instructions
B-unit	B	Branches	Conditional branches, calls
L+X	L+X	Extended	Extended immediates, stops

- 5-bit template field within each bundle describes both the presence of any stops associated with the bundle **and** the execution unit type required by each instruction within the bundle



CS 152 L19 Adv. Page 5 (42)

Patterson Fall 2003 © UCB

IA-64 Registers

- The integer registers are configured to help accelerate procedure calls using a register stack
 - mechanism similar to that developed in the Berkeley RISC-I processor and used in the SPARC architecture.
 - Registers 0-31 are always accessible and addressed as 0-31
 - Registers 32-128 are used as a register stack and each procedure is allocated a set of registers (from 0 to 96)
 - The new register stack frame is created for a called procedure by renaming the registers in hardware;
 - a special register called the current frame pointer (CFM) points to the set of registers to be used by a given procedure
- 8 64-bit Branch registers used to hold branch destination addresses for indirect branches
- 64 1-bit predict registers




CS 162 L19 Adv. Page 5 (43)

Patterson Fall 2003 © UCB

Itanium™ Processor Silicon

(Copyright: Intel at Hotchips '00)




Core Processor Die



CS 162 L19 Adv. Page 5 (44)

Patterson Fall 2003 © UCB

Itanium II CPU/cache area comparison



Caches



CS 162 L19 Adv. Page 5 (45)

Patterson Fall 2003 © UCB


Itanium™ EPIC Design Maximizes SW-HW Synergy

(Copyright: Intel at Hotchips '00)

Architecture Features programmed by compiler:

Branch Hints Explicit Parallelism Register Stack & Rotation Predication Data & Control Speculation Memory Hints

Micro-architecture Features in hardware:




CS 162 L19 Adv. Page 5 (46)

Patterson Fall 2003 © UCB

10 Stage In-Order Core Pipeline

(Copyright: Intel at Hotchips '00)



CS 162 L19 Adv. Page 5 (47)

Patterson Fall 2003 © UCB

Comments on Itanium

- Remarkably, the Itanium has many of the features more commonly associated with the dynamically-scheduled pipelines
 - strong emphasis on branch prediction, register renaming, scoreboard, a deep pipeline with many stages before execution (to handle instruction alignment, renaming, etc.), and several stages following execution to handle exception detection
- Surprising that an approach whose goal is to rely on compiler technology and simpler HW seems to be at least as complex as dynamically scheduled processors!



CS 162 L19 Adv. Page 5 (48)

Patterson Fall 2003 © UCB

AMD Optron


- 9 execution units, 3 integer units (ALUs), 3 address-generation units (AGUs), 3 floating point units.
- Optron can decode up to 3 x86 instructions and dispatch up to 9 μ ops per cycle --- assume each of them is mapped to one of the nine execution units.
- 12 pipeline stages



CS 162 L19 Adv. Pipe 5. (49)

Patterson Fall 2003 © UCB

AMD Optron Data Path



From Microprocessor Report
November 26, 2001
"AMD Takes Hammer to Itanium"


- Basically an enhanced Athlon
- Predecode bits in L1 instruction cache include branch prediction.
- L1 data cache now dual ported and can support two 64-bit stores in one cycle.



CS 162 L19 Adv. Pipe 5. (50)

Patterson Fall 2003 © UCB


AMD Optron Die Photo



CS 162 L19 Adv. Pipe 5. (51)

Patterson Fall 2003 © UCB

Optron ("Hammer") Pipeline vs. Athlon



From Microprocessor Report
November 26, 2001
"AMD Takes Hammer to Itanium"

- 2 stages for Instr Fetch, Data cache
 - fetch 2 ~ P 4 drive stage, spent moving data across die
- Pick stage = scan deciding whether the instruction is for the MROM or hardware decoders
- Decode 1 & 2 stages ~ align 1 & 2 stages
- Commit stage (unseen) updates architectural regs



CS 162 L19 Adv. Pipe 5. (52)

Patterson Fall 2003 © UCB


AMD64: 64 bit

- Optron : 64 bit register file.
- Old x86 registers are extended to 64 bits with new registers added.
- The existing x86 binaries won't see the upper half of the eight new registers, it's only visible to new 64 bit code.
- AMD Optron with 16 64-bit registers. (Itanium has 128 general purpose + 128 FP)
- In 64-bit mode, AMD has 1/16 the quantity of registers that Itanium has.



CS 162 L19 Adv. Pipe 5. (53)

Patterson Fall 2003 © UCB



CS 162 L19 Adv. Pipe 5. (54)

Patterson Fall 2003 © UCB

Performance (Microprocessor Report, 8/25/03)

Processor	Alpha 21364	AMD Athlon XP	HP PA-8200	IBM PowerPC G5	Intel Pentium 4	Intel Xeon	Intel XeonMP	MIPS R14000	Sun UltraSPARC III
System or Motherboard	Alpha CS1480/7	Alpha ATN8R	PA-8200 S4792	PowerPC G5 8MB	HP RC4600	Intel Dell XeonMP	Intel Dell XeonMP	SGI 3200	Sun B866 2059
Clock rate	1.15GHz	2.1GHz	1.6GHz	1.6GHz	1.0GHz	600MHz	600MHz	600MHz	1.05GHz
External Cache	None	None	None	16MB	None	None	None	8MB	8MB
164.asp	583	1,024	588	673	583	758	1,138	322	433
175-vpr	823	659	688	912	704	625	626	573	460
176.gcc	859	755	906	914	1,014	1,100	1,136	445	577
181.mcf	712	420	484	1,391	834	569	773	783	659
186.cuoft	989	1,283	758	994	981	717	1,179	407	548
192.panner	514	905	495	381	770	778	1,075	409	488
252.eon	968	1,451	590	1,550	1,004	970	1,387	507	527
254.perthmk	768	1,316	619	717	815	967	1,381	367	541
254.gip	636	1,050	439	136	880	722	1,417	308	372
255.vortex	1,094	1,608	1,126	1,428	1,193	1,118	1,650	679	718
256.bspg	824	840	534	1,265	752	1,738	856	493	629
300.bspg	1,018	857	917	1,188	880	1,706	909	615	570
SPECint_base2000	735	960	652	1,000	810	815	1,085	483	517
168.wupvld	883	1,131	446	1,332	1,003	816	1,406	434	659
171.swim	2,090	1,004	991	1,417	1,205	948	1,437	529	990
172.mvld	708	799	621	850	1,710	449	1,047	379	487
173.appla	1,518	654	702	979	2,033	495	1,168	381	310
177.mesa	928	1,103	694	757	842	814	1,160	475	343
178.gajet	2,132	738	1,601	1,185	2,569	1,200	1,396	1,398	1,113
179.art	2,014	495	670	1,864	4,776	1,147	785	1,436	9,189
183.opaque	519	710	413	2,086	1,371	449	1,291	347	445
187.fccore	1,105	1,026	430	1,515	1,157	767	1,115	647	968
188.ammip	735	587	553	923	788	729	644	573	509
189.lucas	1,572	853	448	1,305	1,206	682	1,522	442	371
191.fma3d	1,019	850	404	898	707	561	1,089	306	490
200.sitradk	469	518	471	621	891	1,328	561	298	366
301.aspl	1,312	776	698	1,371	678	695	833	406	471
SPECint_base2000	5,322	776	698	1,371	1,316	612	1,092	406	721

CS 162 L19 Adv. Page 5 (61)

Patterson Fall 2003 © UCB

Performance of IA-64 Itanium?

- Whether this approach will result in significantly higher performance than other recent processors is unclear
- The clock rate of Itanium (733 MHz) and Itanium II (1.0 GHz) is slower than the clock rates of several dynamically-scheduled machines, including the Intel Pentium 4 and AMD Opteron



CS 162 L19 Adv. Page 5 (62)

Patterson Fall 2003 © UCB

Summary

- OOO processors
 - HW translation to RISC operations
 - Superpipelined P4 with 22-24 stages vs. 12 stage Opteron
 - Trace cache in P4
 - SSE2 increasing floating point performance
- Very Long Instruction Word machines (VLIW)
 - Multiple operations coded in single, long instruction
 - EPIC as a hybrid between VLIW and traditional pipelined computers
 - Uses more registers
- 64-bit: New ISA (IA-64) or Evolution (AMD64)?
 - 64-bit Address space needed larger DRAM memory



CS 162 L19 Adv. Page 5 (63)

Patterson Fall 2003 © UCB