# CS152 – Computer Architecture and Engineering

Lecture 6 - Single Cycle and Design Notebook

2003-09-11

Dave Patterson (www.cs.berkeley.edu/~patterson)

www-inst.eecs.berkeley.edu/~cs152/



Patterson Fall 2003 © U

### **Performance Review**

- °Latency v. Throughput
- ° Performance doesn't depend on any single factor: need to know Instruction Count, Clocks Per Instruction and Clock Rate to get valid estimations
- °2 Definitions of times:
  - User Time: time user needs to wait for program to execute (multitasking affects)
  - CPU Time: time spent executing a single program: (no multitasking)
- °Amdahl's Law: law of diminishing returns

2S 152 L06 Single Cycle 1 (2)

Patterson Fall 2003 © LICE

### **Design Process Review**

- ° Divide and Conquer (e.g., ALU)
  - · Formulate a solution in terms of simpler components.
  - · Design each of the components (subproblems)
- ° Generate and Test (e.g., ALU)
  - Given a collection of building blocks, look for ways of putting them together that meets requirement
- Successive Refinement
  - Solve "most" of the problem (i.e., ignore some constraints or special cases), examine and correct shortcomings.
- ° Formulate High-Level Alternatives
  - Articulate many strategies to "keep in mind" while pursuing any one approach.
- ° Work on the Things you Know How to Do
  - The unknown will become "obvious" as you make progress.

Patterson Fall 2003

### **Outline**

### °Single Cycle Datapath

- 5 steps
- Performance? (Instruction Count x CPI x Clock Cycle Time)
- °Online Notebook
  - Capturing design and implementation process, decisions so that can understand evolution of design, fix bugs



CS 152 L06 Single Cycle 1 (4)

Patterson Fall 2003 ©

### How to Design a Processor: step-by-step

- ° 1. Analyze instruction set => datapath requirements
  - the meaning of each instruction is given by the register transfers
  - datapath must include storage element for ISA registers
     possibly more
  - · datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- ° 3. Assemble datapath meeting the requirements
- <sup>o</sup> 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- ° 5. Assemble the control logic



Patterson Fall 2003 © UCB

# The MIPS Instruction Formats

All MIPS instructions are 32 bits long. The three instruction formats:

 ormats:
 31
 26
 21
 16
 11
 6
 0

 op
 rs
 rt
 rd
 shamt
 funct


 6 bits
 5 bits
 5 bits
 5 bits
 5 bits
 5 bits
 6 bits
 6 bits


 - I-type
 6 bits
 5 bits
 5 bits
 16 bits
 16 bits
 16 bits
 16 bits
 16 bits
 16 bits
 10 bits

- The different fields are:
  - · op: operation of the instruction
  - · rs, rt, rd: the source and destination register specifiers
  - · shamt: shift amount
  - · funct: selects the variant of the operation in the "op" field
  - · address / immediate: address offset or immediate value
  - · target address: target address of the jump instruction

SS 152 L06 Single Cycle 1 (6

Patterson Fall 2003 © UCB





# **Step 1: Requirements of the Instruction Set**

- ° Memory
  - · One for instructions, one for data
- ° Registers (32 x 32bit)
  - · read RS
  - · read RT
  - · Write RT or RD
- °PC
- ° Sign Extender (for immediate field)
- ° Add and Sub register or extended immediate
- Add 4 or extended immediate to PC

al

Patterson Fall 2

## **Step 2: Components of the Datapath**


# °Combinational Logic Elements


# °Storage Elements

· Clocking methodology



Patterson Fall 2003 ©





#### Storage Element: Register File ° Register File consists of 32 registers: RWRA R Write Enable 5 5 5 5 RWRA RB · Two 32-bit output busses: busA and busB busW, 32 32 32-hit · One 32-bit input bus: busW Registers busB Clk ° Register is selected by: 32 · RA (number) selects the register to put on busA (data) · RB (number) selects the register to put on busB (data) • RW (number) selects the register to be written via busW (data) when Write Enable is 1 ° Clock input (CLK) · The CLK input is a factor ONLY during write operation · During read operation, behaves as a combinational logic block:


- RA or RB valid => busA or busB valid after "access time."

**Administrivia** 


### **Storage Element: Idealized Memory** Write Enable | Address ° Memory (idealized) · One input bus: Data In DataOut Data In · One output bus: Data Out 32 Clk Memory word is selected by: · Address selects the word to put on Data Out · Write Enable = 1: address selects the memory word to be written via the Data In bus ° Clock input (CLK) • The CLK input is a factor ONLY during write operation · During read operation, behaves as a combinational logic - Address valid => Data Out valid after "access time "


# Lab #2 Due Monday 9/15 before midnight Demo during Friday discussion in 119 Cory If not done Friday, schedule demo with TA after deadline Form 4 or 5 person teams by Friday 9/12 Who have full teams? Needs teammates? Office hours in Lab Mon 4 – 5:30 Jack, Mon 3 – 4:30 John Dave's office hours Tue 3:30 – 5


Reading: Sections 5.1 to 5.4 in Beta ed.















































### Why should you keep a design notebook?

- Keep track of the design decisions and the reasons behind them
  - · Otherwise, it will be hard to debug and/or refine the design
  - Write it down so that can remember in long project: 2 weeks ->2 yrs
  - · Others can review notebook to see what happened
- Record insights you have on certain aspect of the design as they come up
- ° Record of the different design & debug experiments
  - Memory can fail when very tired
- ° Industry practice: learn from others mistakes



Patterson Fall 2003 © UC

### Why do we keep it on-line?

- ° You need to force yourself to take notes!
  - · Open a window and leave an editor running while you work
    - 1) Acts as reminder to take notes
    - 2) Makes it easy to take notes
  - 1) + 2) => will actually do it
- Take advantage of the window system's "cut and paste" features
- ° It is much easier to read your typing than your writing
- ° Also, paper log books have problems
  - Limited capacity => end up with many books
  - May not have right book with you at time vs. networked screens
  - Can use computer to search files/index files to find what looking for

Cal

2S 152 L06 Single Cycle 1 (35

### How should you do it?

- ° Keep it simple
  - DON'T make it so elaborate that you won't use (fonts, layout, ...)
- ° Separate the entries by dates
  - type "date" command in another window and cut&paste
- ° Start day with problems going to work on today
- ° Record output of simulation into log with cut&paste; add date
  - · May help sort out which version of simulation did what
- ° Record key email with cut&paste
- Record of what works & doesn't helps team decide what went wrong after you left
- ° Index: write a one-line summary of what you did at end of each day



Patterson Fall 2003 © UCB

### **On-line Notebook Example**


Refer to the handout "Example of On-Line Log Book" on CS 152 home page:

~cs152/handouts/online notebook example.html




Patterson Fall 2003 © UC

# 



# 




Sth page of On-line notebook (9/11/95 contd)

On second inspectation of the whole layout, I think I can remove one level of gates in the design and make it go faster. But who cares! the comparator is not in the critical path right now the delay through the AUU is dominating the critical path. so unless the AUU gets a lot faster, we can live with a less than optimal comparator.

I e-mailed the group that the bug has been fixed

Mon Sep 11 14:03:41 PDT 1995

Perhaps later critical path changes;
What was idea to make comparator faster?
Check on-line notebook!



# **Lecture Summary**

### ° 5 steps to design a processor

- 1. Analyze instruction set => datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic (Next Lecture)

# ° MIPS makes it easier

- Instructions same size; Source registers, immediates always in same place
- · Operations always on registers/immediates

### ° Single cycle datapath => CPI=1, CCT => long

### ° On-line Design Notebook

- Open a window and keep an editor running while you work;cut&paste
- Former CS 152 students (and TAs) say they use on-line notebook for programming as well as hardware design; one of most valuable skills