CS152 – Computer Architecture and Engineering

Lecture 9 – Multicycle Design 2003-09-22

Dave Patterson

(www.cs.berkeley.edu/~patterson)

www-inst.eecs.berkeley.edu/~cs152/




atterson Fall 2003 © I


Review


- Synchronous circuit: from clock edge to clock edge, just define what happens in between;
 Flip flop defined to handle conditions
- · Combinational logic has no clock
- Always statements create latches if you don't specify all output for all conditions
- Verilog does not turn hardware design into writing programs; describe your HW design
- Control implementation: turn truth tables into logic equations





Patterson Fall 2003 © UCB




























Administrivia Office hours in Lab Mon 4 – 5:30 Jack, Tue 3:30-5 Kurt, Wed 3 – 4:30 John, Thu 3:30-5 Ben Dave's office hours Tue 3:30 – 5 Lab 3 demo Friday, due Monday Midterm I Wednesday Oct 8 5:30 - 8:30pm






























Step 5 ⇒ (datapath + state diagram ⇒ control)
 Translate RTs into control points
 Assign states
 Then go build the controller











Performance Evaluation · What is the average CPI? - state diagram gives CPI for each instruction type - workload gives frequency of each type CPI, x freqI, Arith/Logic 40% 1.6 Load 1.5 10% 0.4 Store branch 20% 0.6
























Microprogramming

- Microprogramming is a convenient method for implementing structured control state diagrams:
 - Random logic replaced by microPC sequencer and ROM
 - Each line of ROM called a μinstruction: contains sequencer control + values for control points
 - limited state transitions: branch to zero, next sequential, branch to μinstruction address from displatch ROM
- Horizontal μCode: one control bit in μInstruction for every control line in datapath
- Vertical
 µCode: groups of control-lines coded together in
 µInstruction (e.g. possible ALU dest)
- · Control design reduces to Microprogramming
 - Part of the design process is to develop a "language" that describes control and is easy for humans to understand

CS 152 L09 Multicycle (37)

Patterson Fall 2003 © UC




Designing a Microinstruction Set


- 1) Start with list of control signals
- 2) Group signals together that make sense (vs. random): called "fields"
- Place fields in some logical order (e.g., ALU operation & ALU operands first and microinstruction sequencing last)
- 4) To minimize the width, encode operations that will never be used at the same time
- Create a symbolic legend for the microinstruction format, showing name of field values and how they set the control signals


—Use computers to design computers

CS 152 L09 Multicycle (39)


Patterson Fall 2003 © UC








Add	
	ALU adds
Subt. Func code	ALU subtracts ALU does function code
	ALU does logical OR
	1st ALU input = PC
	1st ALU input = Pegírs]
4	1st ALÜ input = Reg[rs] 2nd ALU input = 4
Extend Extend0 Extshft	2nd ALU input = sign ext. IR[15-0]
	2nd ALU input = zero ext. IR[15-0]
	2nd ALU input = sign ex., sl IR[15-0]
rt	2nd ALU input = Reg[rt]
rt ALU	Reg[rd] = ALUout Reg[rt] = ALUout
	Regirt] = ALUout Regirt] = Mem
	Read memory using PC
Read ALU	Read memory using ALUout for addr
	Write memory using ALUout for addr
IR	IR = Mem
	PC = ALU
	IF ALU Zero then PC = ALUout
Fetch	Go to sequential µinstruction
	Go to the first microinstruction
Dispatch	Dispatch using ROM.
	Or PC rs 4 Extend Extend Extendt Extshft rt rd ALU rt ALU rt Mem Read PC Read ALU Write ALU IR ALU outCond Seq





Legacy Software and Microprogramming

- IBM bet company on 360 Instruction Set Architecture (ISA): single instruction set for many classes of machines
 - (8-bit to 64-bit)
- Stewart Tucker stuck with job of what to do about software compatibility
 - If microprogramming could easily do same instruction set on many different microarchitectures, then why couldn't multiple microprograms do multiple instruction sets on the same microarchitecture?
 - Coined term "emulation": instruction set interpreter in microcode for non-native instruction set
 - Very successful: in early years of IBM 360 it was hard to know whether old instruction set or new instruction set
 was more frequently used

CS 152 L09 Multicycle (46)

Patterson Fall 2003 © U

Microprogramming Pros and Cons

- · Ease of design
- Flexibility
 - Easy to adapt to changes in organization, timing, technology
 - Can make changes late in design cycle, or even in the field
- Can implement very powerful instruction sets (just more control memory)
- Generality
 - Can implement multiple instruction sets on same machine.
 - Can tailor instruction set to application.
- Compatibility
 - Many organizations, same instruction set
- · Costly to implement
- Slow




Patterson Fall 2003 © UCB

Thought: Microprogramming one inspiration for RISC

- If simple instruction could execute at very high clock rate...
- If you could even write compilers to produce microinstructions...
- If most programs use simple instructions and addressing modes...
- If microcode is kept in RAM instead of ROM so as to fix bugs ...
- If same memory used for control memory could be used instead as cache for "macroinstructions"...
- Then why not skip instruction interpretation by a microprogram and simply compile directly into lowest language of machine? (microprogramming is overkill when ISA matches datapath 1-1)

S 152 L09 Multicycle (48)

Patterson Fall 2003 © UCB



Summary (1 of 3)

- · Disadvantages of the Single Cycle Processor
 - Long cycle time
 - Cycle time is too long for all instructions except the Load
- · Multiple Cycle Processor:
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
- · Partition datapath into equal size chunks to minimize cycle time
 - ~10 levels of logic between latches
- · Follow same 5-step method for designing "real" processor



Summary (cont'd) (2 of 3)

- · Control is specified by finite state diagram
- · Specialize state-diagrams easily captured by microsequencer
 - simple increment & "branch" fields
 - datapath control fields
- · Control design reduces to Microprogramming
- · Control is more complicated with:
 - complex instruction sets
 - restricted datapaths (see the book)
- Simple Instruction set and powerful datapath ⇒ simple
 - could try to reduce hardware (see the book)
 - rather go for speed => many instructions at once!



Summary (3 of 3)

- · Microprogramming is a fundamental concept
 - implement an instruction set by building a very simple processor and interpreting the instructions
 - essential for very complex instructions and when few register transfers are possible
 - Control design reduces to Microprogramming
- Design of a Microprogramming language
 - Start with list of control signals
 - Group signals together that make sense (vs. random): called "fields"
 - Place fields in some logical order (e.g., ALU operation & ALU operands first and microinstruction sequencing last)
 - To minimize the width, encode operations that will never be used at the same time
 - Create a symbolic legend for the microinstruction format, showing name of field values and how they set the control signals



Where to get more information?

- Multiple Cycle Controller: Appendix C of your text
- · Microprogramming: Section 5.7 of your text book.
- D. Patterson, "Microprograming," Scientific American, March 1983.
- · D. Patterson and D. Ditzel, "The Case for the Reduced Instruction Set Computer," Computer Architecture News 8, 6 (October 15, 1980)



Microprogram it yourself!

Label ALU SRC1 SRC2 Dest. Memory Mem. Reg. PC Write Sequencing Fetch:Add PC

Read PC IR ALU Sea

