

CS152 – Computer Architecture and Engineering

Lecture 12 – Control Wrap up: Microcode, Interrupts, RAW/WAR/WAW

2003-10-02

Dave Patterson
(www.cs.berkeley.edu/~patterson)

www-inst.eecs.berkeley.edu/~cs152/



CS 152 L12 Microcode, Interrupts (1)

Patterson Fall 2003 © UCB

Pipelining Review

- What makes it easy
 - all instructions are the same length
 - just a few instruction formats
 - memory operands appear only in loads and stores
- Hazards limit performance
 - Structural: need more HW resources
 - Data: need forwarding, compiler scheduling
 - Control: early evaluation & PC, delayed branch, prediction
- Data hazards must be handled carefully:
 - RAW data hazards handled by forwarding
 - WAW and WAR hazards don't exist in 5-stage pipeline
- MIPS I instruction set architecture made pipeline visible (delayed branch, delayed load)
- More performance from deeper pipelines, parallelism



CS 152 L12 Microcode, Interrupts (2)

Patterson Fall 2003 © UCB

Outline

- RAW, WAR, WAW: 2nd Try
- Interrupts and Exceptions in MIPS
- How to handle them in multicycle control?
- What about pipelining and interrupts?
- Microcode: do it yourself microprogramming



CS 152 L12 Microcode, Interrupts (3)

Patterson Fall 2003 © UCB

3 Generic Data Hazards: RAW, WAR, WAW

• Read After Write (RAW)

Instr_j tries to read operand *before* Instr_i writes it

```
    I: add r1, r2, r3
    J: sub r4, r1, r3
```

- Caused by a “**Dependence**” (in compiler nomenclature). This hazard results from an actual need for communication.
- Forwarding handles many, but not all, RAW dependencies in 5 stage MIPS pipeline



CS 152 L12 Microcode, Interrupts (4)

Patterson Fall 2003 © UCB

3 Generic Data Hazards: RAW, WAR, WAW

• Write After Read (WAR)

Instr_j writes operand *before* Instr_i reads it

```
    I: sub r4, r1, r3
    J: add r1, r2, r3
    K: mul r6, r1, r7
```

- Called an “**anti-dependence**” by compiler writers. This results from “reuse” of the name “r1”.
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5



CS 152 L12 Microcode, Interrupts (5)

Patterson Fall 2003 © UCB

3 Generic Data Hazards: RAW, WAR, WAW

• Write After Write (WAW)

Instr_j writes operand *before* Instr_i writes it.

```
    I: sub r1, r4, r3
    J: add r1, r2, r3
    K: mul r6, r1, r7
```


- Called an “**output dependence**” by compiler writers. This also results from the “reuse” of name “r1”.
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Can see WAR and WAW in more complicated pipes




CS 152 L12 Microcode, Interrupts (6)

Patterson Fall 2003 © UCB

Recap: "Macroinstruction" Interpretation



Exceptions



normal control flow:
sequential, jumps, branches, calls, returns

- Exception = unprogrammed control transfer
 - system takes action to handle the exception
 - must record the address of the offending instruction
 - record any other information necessary to return afterwards
 - returns control to user
 - must save & restore user state

Allows construction of a "user virtual machine"

Two Types of Exceptions: Interrupts and Traps

- Interrupts
 - caused by external events:
 - Network, Keyboard, Disk I/O, Timer
 - asynchronous to program execution
 - Most interrupts can be disabled for brief periods of time
 - Some (like "Power Failing") are non-maskable (NMI)
 - may be handled between instructions
 - simply suspend and resume user program
- Traps
 - caused by internal events
 - exceptional conditions (overflow)
 - errors (parity)
 - faults (non-resident page)
 - synchronous to program execution
 - condition must be remedied by the handler
 - instruction may be retried or simulated and program continued or program may be aborted

Precise Exceptions

- Precise \Rightarrow state of the machine is preserved as if program executed up to the offending instruction
 - All previous instructions **completed**
 - Offending instruction and all following instructions act **as if they have not even started**
 - Same system code will work on different implementations
 - Difficult in the presence of pipelining, out-of-order execution, ...
 - MIPS takes this position
- Imprecise \Rightarrow system software has to figure out what is where and put it all back together
- Performance goals often lead designers to forsake precise interrupts
 - system software developers, user, markets etc. usually wish they had not done this
- Modern techniques for out-of-order execution and branch prediction help implement precise interrupts

Big Picture: user / system modes

- Two modes of execution (user/system):
 - operating system runs in privileged mode and has access to all of the resources of the computer
 - presents "virtual resources" to each user that are more convenient than the physical resources
 - files vs. disk sectors
 - virtual memory vs physical memory
 - protects each user program from others
 - protects system from malicious users.
 - OS is assumed to "know best", and is trusted code, so enter system mode on exception
- Exceptions allow the system to taken action in response to events that occur while user program is executing:
 - Might provide supplemental behavior (dealing with denormal floating-point numbers for instance).
 - "Unimplemented instruction" used to emulate instructions that were not included in hardware

Addressing the Exception Handler

- Traditional Approach: Interrupt Vector
 - $PC \leftarrow MEM[IV_base + cause \parallel 00]$
 - 370, 68000, Vax, 80x86, ...
- RISC Handler Table
 - $PC \leftarrow IT_base + cause \parallel 0000$
 - saves state and jumps
 - Sparc, PA, M88K, ...
- MIPS Approach: fixed entry
 - $PC \leftarrow EXC_addr$
 - Actually very small table
 - RESET entry
 - TLB
 - other

Saving State

- Push it onto the stack
 - Vax, 68k, 80x86
- Shadow Registers
 - M88k
 - Save state in a shadow of the internal pipeline registers
- Save it in special registers
 - MIPS EPC, BadVaddr, Status, Cause



CS 162 L12 Microcode, Interrupts (13)

Patterson Fall 2003 © UCB

Additions to MIPS ISA to support Exceptions?


- Exception state is kept in "coprocessor 0".
 - Use mfc0 read contents of these registers
 - Every register is 32 bits, but may be only partially defined
- BadVAddr (register 8)
 - register contained memory address at which memory reference occurred
- Status (register 12)
 - interrupt mask and enable bits
- Cause (register 13)
 - the cause of the exception
 - Bits 6 to 2 of this register encodes the exception type (e.g. undefined instruction=10 and arithmetic overflow=12)
- EPC (register 14)
 - address of the affected instruction (register 14 of coprocessor 0).
- Control signals to write BadVAddr, Status, Cause, and EPC
- Be able to write exception address into PC (8000 0180_{hex})
- May have to undo PC = PC + 4, since want EPC to point to offending instruction (not its successor): PC = PC - 4



CS 162 L12 Microcode, Interrupts (14)

Patterson Fall 2003 © UCB

Details of Status register: MIPS I




- Mask = 1 bit for each of 5 hardware and 3 software interrupt levels
 - 1 => enables interrupts
 - 0 => disables interrupts
- k = kernel/user
 - 0 => was in the kernel when interrupt occurred
 - 1 => was running user mode
- e = interrupt enable
 - 0 => interrupts were disabled
 - 1 => interrupts were enabled
- When interrupt occurs, 6 LSB shifted left 2 bits, setting 2 LSB to 0
 - run in kernel mode with interrupts disabled



CS 162 L12 Microcode, Interrupts (15)

Patterson Fall 2003 © UCB

Details of Status register: MIPS 32




- Mask = 1 bit for each of 5 hardware and 3 software interrupt levels
 - 1 => enables interrupts
 - 0 => disables interrupts
- mode = kernel/user
 - 0 => was in the kernel when interrupt occurred
 - 2 => was running user mode
 - (added 1 for "supervisor" state)
- e = interrupt enable
 - 0 => interrupts were disabled
 - 1 => interrupts were enabled



CS 162 L12 Microcode, Interrupts (16)

Patterson Fall 2003 © UCB

Details of Cause register



- Pending interrupt 5 hardware levels: bit set if interrupt occurs but not yet serviced
 - handles cases when more than one interrupt occurs at same time, or while records interrupt requests when interrupts disabled
- Exception Code encodes reasons for interrupt
 - 0 (INT) => external interrupt
 - 4 (ADDRL) => address error exception (load or instr fetch)
 - 5 (ADDRS) => address error exception (store)
 - 6 (IBUS) => bus error on instruction fetch
 - 7 (DBUS) => bus error on data fetch
 - 8 (Syscall) => Syscall exception
 - 9 (BKPT) => Breakpoint exception
 - 10 (RI) => Reserved Instruction exception
 - 12 (OVF) => Arithmetic overflow exception



CS 162 L12 Microcode, Interrupts (17)

Patterson Fall 2003 © UCB

Part of the handler in trap_handler.s

```

.ktext 0x80000080
entry:
    .set noat
    move $k1 $at          # Save $at
    .set at
    sw $v0 $s1            # Not re-entrant and we can't trust $sp
    sw $a0 $s2
    mfc0 $k0 $13          # Cause
    li $v0 4              # syscall 4 (print_str)
    la $a0 __m1_
    syscall
    li $v0 1              # syscall 1 (print_int)
    srl $a0 $k0 2         # shift Cause reg
    syscall

ret:  lw $v0 $s1
      lw $a0 $s2
      mfc0 $k0 $14        # EPC
      .set noat
      move $at $k1        # Restore $at
      .set at
      rfe                 # Return from exception handler
      addiu $k0 $k0 4     # Return to next instruction
      jr $k0
  
```



CS 162 L12 Microcode, Interrupts (18)

Patterson Fall 2003 © UCB

Patterson Fall 2003 © UCB



CS 152 L12 Microcode, Interrupts (26)



- CS 152 L12 Microcode, Interrupts (26)

Patterson Fall 2003 © UCB

- Patterson Fall 2003 © UCB**

CS 152 L12 Microcode, Interrupts (28)



Bettencourt Fall 2003 © UCB

Bettencourt Fall 2003 © UCB

28.152 | 12 Microcode Interrupto (20)




Recap: Specific Sequencer from before

Sequencer-based control unit from last lecture

– Called “microPC” or “μPC” vs. state register

Code	Name	Effect
00	fetch	Next μaddress = 0
01	dispatch	Next μaddress = dispatch ROM
10	seq	Next μaddress = μaddress + 1


ROM:	Opcode: Dispatch state
000000:	Rtype (0100)
000100:	BEQ (0010)
001101:	ORI (0110)
100011:	LW (1000)
101011:	SW (1011)




Recap: Group into Fields, Order and Assign Names

Field Name	Values for Field	Function of Field with Specific Value
ALU	Add Subt. Func	ALU adds ALU subtracts ALU does function code
SRC1	Or PC rs	ALU does logical OR 1st ALU input <= PC 1st ALU input <= Reg[rs]
SRC2	4 Extend Extshift rt	2nd ALU input <= 4 2nd ALU input <= sign ext. IR[15-0] 2nd ALU input <= zero ext. IR[15-0] 2nd ALU input <= sign ex., {IR[15-0], 2b00}
Dest(ination)	rd ALU rt ALU rt Mem	Reg[rd] <= ALUout Reg[rt] <= ALUout Reg[rt] <= Mem
Mem(ory)	Read PC Read ALU Write ALU	Read memory using PC Read memory using ALUout for addr Write memory using ALUout for addr
Memreg	IR <= Mem	IR <= Mem
PCwrite	ALU ALUoutCond	PC <= ALU IF (Zero) PC <= ALUout
Seq(uencing)	Seq Fetch Dispatch	Go to next sequential μinstruction Go to the first microinstruction Dispatch using ROM.


Recap: Multicycle FSM



Revised Multicycle FSM



Revised Multicycle FSM 2



Recap: 1st Microinstruction (1/10)

Addr	ALU	SRC1	SRC2	Dest	Memory	Mem. Reg.	PC Write	Sequencing
Fetch:								
0000:	Add	PC	4		Read PC	IR	ALU	Seq
0001:								
BEQ:								
0010:								
Rtype:								
0100:								
0101:								
ORI:								
0110:								
0111:								
LW:								
1000:								
1001:								
1010:								
SW:								
1011:								
1100:								

Microprogram it yourself! (2/10)

	Addr	ALU	SRC1	SRC2	Dest	Memory	Mem. Req.	PC	Write	Sequencing
Fetch:	0000:	Add	PC	4		Read PC	IR	ALU		Seq
	0001:	Q1?								
BEQ:	0010:	Q2?								
Rtype:	0100:	Q3?								
	0101:	Q4?								
ORI:	0110:	Q5?								
	0111:	Q4?								
LW:	1000:	Q1?								
	1001:	Q4?								
	1010:	Q4?								
SW:	1011:	Q1?								
	1100:	Q4?								

1. Q1:Add Q2:Subt Q3:Func Q4: Or Q5:blank
2. Q1:Add Q2:Subt Q3:Func Q4: blank Q5:Or
3. Q1:blank Q2:Subt Q3:Func Q4: Add Q5:Or
4. Q1:blank Q2:Add Q3:Func Q4: Or Q5:blank
5. Q1:Func Q2:Add Q3:Func Q4: blank Q5:Or
6. None of the above

Add ALU adds
Subt ALU subtracts
Func ALU does function code
Or ALU does logical OR
(blank) (do nothing)

Legacy Software and Microprogramming

- IBM bet company on 360 Instruction Set Architecture (ISA): single instruction set for many classes of machines
 - (8-bit to 64-bit)
- Stewart Tucker stuck with job of what to do about software compatibility
 - If microprogramming could easily do same instruction set on many different microarchitectures, then why couldn't multiple microprograms do multiple instruction sets on the same microarchitecture?
 - Coined term "emulation": instruction set interpreter in microcode for non-native instruction set
 - Very successful: in early years of IBM 360 it was hard to know whether old instruction set or new instruction set was more frequently used

Microprogramming Pros and Cons

- Ease of design
- Flexibility
 - Easy to adapt to changes in organization, timing, technology
 - Can make changes late in design cycle, or even in the field
- Can implement very powerful instruction sets (just more control memory)
- Generality
 - Can implement multiple instruction sets on same machine.
 - Can tailor instruction set to application.
- Compatibility
 - Many organizations, same instruction set
- Costly to implement
- Slow

Thought: Microprogramming one inspiration for RISC

- If simple instruction could execute at very high clock rate...
- If you could even write compilers to produce microinstructions...
- If most programs use simple instructions and addressing modes...
- If microcode is kept in RAM instead of ROM so as to fix bugs ...
- If same memory used for control memory could be used instead as cache for "macroinstructions"...
- Then why not skip instruction interpretation by a microprogram and simply compile directly into lowest language of machine? (microprogramming is overkill when ISA matches datapath 1-1)

Summary

- Exceptions, Interrupts handled as unplanned procedure calls
- Control adds arcs to check for exceptions, new states to adjust PC, set CPU status
- OS implements interrupt/exception policy (priority levels) using Interrupt Mask
- For pipelining, interrupts need to be precise (like multicycle)
- Control design can reduce to Microprogramming
- Control is more complicated with:
 - complex instruction sets
 - restricted datapaths (see the book)