# CS61C Midterm 2 Review Summer 2004 Pooya Pakzad Ben Huang Navtej Sadhal

	MIPS I	nstruc	tion Format	s
	Two Exa	mples: E	Branches and Ju	imps
1.	Branches (I-fo address giver	ormat): Hov n a branch	w do you determine a instruction?	a branch
	opcode (6) rs	(5) rt (5)	immediate/offset (16)	
2.	j and jal (J-for address giver	mat): How a branch	do you determine a instruction?	jump
	opcode (6)	ju	mp target (26)	



MIPS	Inst	ruct	ion Formats			
One Mo	One More Examples: Immediates					
What is the dif addiu and ori?	What is the difference between the immediate field of addiu and ori?					
opcode (6)	rs (5)	rt (5)	immediate/offset (16)			
The immediate field of the addiu is signed whereas the immediate field of the ori is unsigned. (How does this apply to the MIPS CPU you have been learning about?)						





MI	MIPS Pseudoinstructions				
Tansiale	ali pse		5115 10	IAL	
x:	.data .word 2	2			
main:	.text lui ori	\$t0, 1.x \$t0, \$t0, r.x	# la	\$t0,	х
loop:	lw lui ori addu	\$t0, 0(\$t0) \$at, 0x1 \$at, 0xFFFF \$t1 \$t0, \$at	# addiu	\$t1,	\$t0, 0x1FFFF
	mult	\$t0, \$t1 \$t0	# mul	\$t0,	\$t0, \$t1
	lui ori beg	\$t2, 0x1 \$t2, 0xFFFF \$t0, \$t2, 1000	# li	\$t2,	0x1FFFF
	addiu	\$t2, \$0, 1	# li	\$t2,	1



## Floating Point Thought Questions

For IEEE Single/Double Precision Floating Point Rep:

- · How many numbers can you represent?
- What is the smallest/largest positive numbers you can represent?
- · How do you compare two floating point numbers?
- · How do you add/subtract two floating point numbers?

## Floating Point Thought Questions

For IEEE Single/Double Precision Floating Point Rep:

- True or False: For every 32-bit integer, there is a floating point number that exactly equals that integer (and vice versa).
- What is the largest integer you can cast into a floating point number and back again, and still get the same value? (integer → floating point → integer)
- Etc...

#### Floating Point Thought Questoins

For IEEE Single/Double Precision Floating Point Rep:

- · Also consider:
  - Changing IEEE floating point representation?
  - Inventing a new 8-bit floating point representation?
  - Changing the number of bits in the significand and exponent?

## **Floating Point Values**

Fill in the table for the value of each row (given the exponent and significand):

Exponent	Significand	Value	
1111111 0		+infinity	
11111111	Not 0	NaN	
Anything Else Anything		normalized	
00000000	0	+zero	
00000000 Not 0		denormalized	

Normalized: (-1)<sup>S</sup> x (1.Significand) x  $2^{Exp-Bias}$ Denormalized: (-1)<sup>S</sup> x (0.Significand) x  $2^{1-Bias}$ 

#### **Boolean Algebra**

- Combinational Logic
- Truth Tables
- Sum of Products
- Algebraic Simplification
- Programmable Logic Arrays

#### **Truth Tables**

 Construct a truth table for a 3 input, 1 output logic function that determines if the majority of the bits are 0.
 Input 000 001 010 011

Э	Input	Output
	000	1
	001	1
ę	010	1
	011	0
	100	1
	101	0
	110	0
	111	0
		-

## Sum of Products

- To find the sum of products, you AND together the bits of each line that has 1 on the output and then OR the terms together.
- Find the sum of products for the previous function:

 $\mathsf{S}=\mathsf{A}\mathsf{'}\mathsf{B}\mathsf{'}\mathsf{C}\mathsf{'}+\mathsf{A}\mathsf{'}\mathsf{B}\mathsf{'}\mathsf{C}+\mathsf{A}\mathsf{'}\mathsf{B}\mathsf{C}\mathsf{'}+\mathsf{A}\mathsf{B}\mathsf{'}\mathsf{C}\mathsf{'}$ 

## Simplify using Boolean Algebra

- S = A'B'C' + A'B'C + A'BC' + AB'C'
- S = A'B' + A'B' + B'C'



### Finite State Machines

- Outputs:
  - State determined: output(currentState); outputs can be marked on states (Moore Machine)
  - State and input determined: output(currentState, input); outputs marked on transition arcs (Mealey Machine)



#### **Finite State Machines**

- Is the output state-determined? Yes
- Write a truth table for the nextState function

curState	Input	nextState	curState	Input	nextState
00	00	00	10	00	10
00	01	01	10	01	11
00	10	10	10	10	00
00	11	11	10	11	01
01	00	01	11	00	11
01	01	10	11	01	00
01	10	11	11	10	01
01	11	00	11	11	10

### Verilog

- Hardware *description* language
  - Time is important; everything happens in parallel
  - Pure structural Verilog has no concept of sequence or procedure. It is only a description of hardware

## Structural Verilog

- Write a 3 bit parity check module using only primitive AND and OR gates in structural Verilog; include 1ns gate delay:
  - List inputs and outputs (module header): module parity(S, A, B, C); input A, B, C; output S;
  - Find the boolean equation:
    P = A'B'C + A'BC' + AB'C' + ABC

### Structural Verilog

module parity(S, A, B, C); input A, B, C; output S; wire w0, w1, w2, w3;

#### and #1

(w0, ~A, ~B, C), (w1, ~A, B, ~C), (w2, A, ~B, ~C), (w3, A, B, C); or #1 (S, w0, w1, w2, w3);

endmodule Is there a simpler way?

xor(S, A, B, C);

## Adding State

 Write a module that takes 3 bits of data and 1 parity bit on every clock cycle and checks if the parity matches (error checking). If ever two mismatches in a row occur, the failure bit (output) goes high immediately. Include 1ns gate delay on each gate. You may use only structural Verilog and assume a DFF module exists: module DFF(CLK, RST, Q, D); //clk to Q time is lns

#### Adding State

module parityChecker(CLK, RST, data, parity, fail); input [2:0] data; input parity; output fail; wire w0, w1, w2;

xor #1 (w0, data[2], data[1], data[0]); xor #1 (w1, w0, parity); DFF myff (.CLK(CLK), .RST(RST), .Q(w2), .D(w1)); and #1 (fail, w2, w1); endmodule



## **Dataflow Verilog**

- Dataflow Verilog uses continuous assigns. It has the same effect as structural verilog.
  - Left side of assignment must be a wire
  - Right side can be any signal
  - Behavioral operators are allowed on right side
  - Syntax is like an assignment in C
     But behavior is like structural Verilog!

## Dataflow Verilog

 Write the original parity module using dataflow Verilog without using ^: module parity(S, A, B, C);

input A, B, C; output S;

assign S = (~A && ~B && C) || (~A && B && ~C) || (A && ~B && ~C) || (A && B && C);

endmodule

