

## MIPS Instruction Formats

Two Examples: Branches and Jumps

1. Branches (l-format): How do you determine a branch address given a branch instruction?

| opcode (6) | rs (5) | $\mathrm{rt}(5)$ | immediate/offset (16) |
| :--- | :--- | :--- | :--- |

2. j and jal (J-format): How do you determine a jump address given a branch instruction?
$\qquad$

## MIPS Instruction Formats

Two Examples: Branches and Jumps

1. Branches (l-format): How do you determine a branch address given a branch instruction?
next PC $=(P C+4)+(<$ signed immediate $>x 4)$
2. j and jal (J-format): How do you determine a jump address given a branch instruction?

next PC = |  | jump target (26) |
| :--- | :--- | 00

four leftmost bits of current PC

## MIPS Pseudoinstructions

There are some assembly instructions in MIPS that don't have a 1-to-1 correlation with machine instructions.

- During the assembly stage, pseudoinstructions are translated into non-pseudoinstructions.


Non-Pseudoinstructions are known as TAL instructions.

## MIPS Instruction Formats

One More Examples: Immediates

What is the difference between the immediate field of addiu and ori?

$$
\begin{array}{|l|l|l|l|}
\hline \text { opcode (6) } & \text { rs (5) } & \text { rt (5) } & \text { immediate/offset (16) } \\
\hline
\end{array}
$$

The immediate field of the addiu is signed whereas the immediate field of the ori is unsigned.
(How does this apply to the MIPS CPU you have been learning about?)

## MIPS Pseudoinstructions

Translate all pseudoinstructions to TAL instructions.

$$
\begin{aligned}
& \begin{array}{ll} 
& \text {.data } \\
\text { x: } & \text {.word 2 }
\end{array} \\
& \text { main: } \\
& \begin{array}{l}
\text {.text } \\
\text { la }
\end{array} \text { sto, } x \\
& \begin{array}{ll}
\text { la } & \text { St0, } x \\
1 w & \text { Sto, } 0(\text { sto })
\end{array} \\
& \text { oop: addiu } \$ \text { t1, } \$ \text { sto, 0x1FFFF } \\
& \text { loop: } \quad \begin{array}{ll}
\text { addiu } & \text { st1, } \\
\text { mul } & \text { sto, } 0, ~ \$ t 0, ~ \$ t 1 ~
\end{array} \\
& \begin{array}{ll}
\text { mul } \\
1 \mathrm{i} & \text { St0, } \\
\text { St2, } 2, & 0 \times 1 \text { PFFE }
\end{array}
\end{aligned}
$$

## MIPS Pseudoinstructions

Translate all pseudoinstructions to TAL instructions.

| x : | .data |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | .word 2 |  |  |  |
|  | .text |  |  |  |
| main: | 1 ui | \$t0, 1.x | \# la | \$t0, x |
|  | ori | \$t0, sto, r.x |  |  |
|  | $1 w$ | \$t0, 0 (\$t0) |  |  |
| 100p: | 1 ui | \$at, $0 \times 1$ | \# addiu | \$t1, \$t0, 0x1FFFF |
|  | ori | \$at, 0xFfFF |  |  |
|  | addu | \$t1 \$t0, \$at |  |  |
|  | mult | \$t0, st1 | \# mul | \$t0, \$t0, \$t1 |
|  | mflo | \$t0 |  |  |
|  | 1 ui | \$t2, 0x1 | \# 1i | \$t2, 0x1FFFF |
|  | ori | \$t2, 0xFffr |  |  |
|  | beq | \$t0, \$t2, loop |  |  |
|  | addiu | \$t2, \$0, 1 | \# 1i | \$t2, 1 |


$(-1)^{\mathrm{S}} \times\left(1\right.$. Significand) $\times 2^{\text {Exp-127 }}$
IEEE Double Precision Floating Point

| $\operatorname{Exp}(11)$ |  |  |
| :--- | :--- | :--- |

$(-1)^{\mathrm{S}} \times$ (1.Significand) $\times 2^{\text {Exp-1023 }}$

Why is there a bias? Where is there an assumed 1 ?

## Floating Point Thought Questions

For IEEE Single/Double Precision Floating Point Rep:

- How many numbers can you represent?
- What is the smallest/largest positive numbers you can represent?
- How do you compare two floating point numbers?
- How do you add/subtract two floating point numbers?


## Floating Point Thought Questoins

For IEEE Single/Double Precision Floating Point Rep:

- Also consider:
- Changing IEEE floating point representation?
- Inventing a new 8 -bit floating point representation?
- Changing the number of bits in the significand and exponent?

Floating Point Thought Questions
For IEEE Single/Double Precision Floating Point Rep:

- True or False: For every 32-bit integer, there is a floating point number that exactly equals that integer (and vice versa).
- What is the largest integer you can cast into a floating point number and back again, and still get the same value? (integer $\rightarrow$ floating point $\rightarrow$ integer)
- Etc...


## Boolean Algebra

- Combinational Logic
- Truth Tables
- Sum of Products
- Algebraic Simplification
- Programmable Logic Arrays


## Sum of Products

- To find the sum of products, you AND together the bits of each line that has 1 on the output and then OR the terms together.
- Find the sum of products for the previous function:
$S=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}+A B^{\prime} C^{\prime}$

Truth Tables

- Construct a truth table for a 3 input, 1 output logic function that determines if the majority of the bits are 0.

| Input | Output |
| :--- | :--- |
| 000 | 1 |
| 001 | 1 |
| 010 | 1 |
| 011 | 0 |
| 100 | 1 |
| 101 | 0 |
| 110 | 0 |
| 111 | 0 |

## Simplify using Boolean Algebra

- $S=A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}+A B^{\prime} C^{\prime}$
- $S=A^{\prime} B^{\prime}+A^{\prime} B^{\prime}+B^{\prime} C^{\prime}$



## Finite State Machines

- Outputs:
- State determined: output(currentState); outputs can be marked on states (Moore Machine)
- State and input determined: output(currentState, input); outputs marked on transition arcs (Mealey Machine)


## Finite State Machine

- Construct a state transition diagram for a 2 bit accumulator that takes a 2 bit input. It will wrap back around on overflow.

$\square$


## Verilog

- Hardware description language
- Time is important; everything happens in parallel
- Pure structural Verilog has no concept of sequence or procedure. It is only a description of hardware


## Structural Verilog

```
module parity(S, A, B, C)
    input A, B, C;
    output S;
    wire w0, w1, w2, w3;
    and #1
        (w0, ~A, ~B, C), (w1, ~A, B, ~C),
        (w2, A, ~B, ~C), (w3, A, B, C);
        or #1
            (S, w0, w1, w2, w3)
    endmodule
    Is there a simpler way?
        xor(S, A, B, C);
```



## Finite State Machines

- Is the output state-determined? Yes
- Write a truth table for the nextState function

| curState | Input | nextState | curState | Input | nextState |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 00 | 00 | 00 | 10 | 00 | 10 |
| 00 | 01 | 01 | 10 | 01 | 11 |
| 00 | 10 | 10 | 10 | 10 | 00 |
| 00 | 11 | 11 | 10 | 11 | 01 |
| 01 | 00 | 01 | 11 | 00 | 11 |
| 01 | 01 | 10 | 11 | 01 | 00 |
| 01 | 10 | 11 | 11 | 10 | 01 |
| 01 | 11 | 00 | 11 | 11 | 10 |

## Structural Verilog

- Write a 3 bit parity check module using only primitive AND and OR gates in structural Verilog; include 1 ns gate delay:
- List inputs and outputs (module header):
module parity(S, A, B, C);
input A, B, C;
output S ;
- Find the boolean equation:
- $P=A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime}+A B^{\prime} C^{\prime}+A B C$


## Adding State

- Write a module that takes 3 bits of data and 1 parity bit on every clock cycle and checks if the parity matches (error checking). If ever two mismatches in a row occur, the failure bit (output) goes high immediately. Include 1ns gate delay on each gate. You may use only structural Verilog and assume a DFF module exists: module DFF (CLK, RST, Q, D);
//clk to Q time is 1 ns


## Adding State

module parityChecker(CLK, RST, data, parity, fail); input [2:0] data;
input parity;
output fail;
wire wo, w1, wa;
xor \#1 (wo, data [2], data [1], data[0]);
xor \#1 (w1, wo, parity);
DFF myff (.CLK(CLK), .RST(RST), . $Q(w 2), . D(w 1)) ;$ and \#1 (fail, w2, w1);
endmodule

## Verilog testbench

- Write a testbench for the parityChecker:
odule testParityChecker;
reg leon data
reg parity, fail_exp, cLK=0, RST $=1$;
req parity, fail_exp, CLK=0, RST=1;
wire fail;
parityChecker (cLK, RST, data, parity, fail);
initial repeat (12) \#10 CLK=~CLK;
initial $\underset{\text { begin }}{\text { RS }}$;
\#15 RST=0; data=3'b101; parity =0; fai1_exp=0;
$\# 20$ data =3'b111; parity =1; fail_exp=0;


end
initio
 $\underset{\text { end }}{\# 6}$
endmodule2
nd


## Dataflow Verilog

- Dataflow Verilog uses continuous assigns. It has the same effect as structural verilog.
- Left side of assignment must be a wire
- Right side can be any signal
- Behavioral operators are allowed on right side
- Syntax is like an assignment in C
- But behavior is like structural Verilog!


## Dataflow Verilog

- Write the original parity module using dataflow Verilog without using ${ }^{\wedge}$ :
module parity (S, A, B, C);
input $A, B, C$;
output S;
assign $S=(\sim A \& \& \sim B \& \& C) \quad\|(\sim A \& \& B \& \& \sim C) \quad\|$ $(A \& \& \sim B \& \& \sim C) \quad \mid \quad(A \& \& B \& \& C)$;
endmodule


## Dataflow Verilog

- What is a simple way to create a multiplexor on the fly using dataflow Verilog?
$\qquad$
- 


s

