

CS61C : Machine Structures

Lecture 4.1.2

State and FSMs

2004-07-13

Kurt Meinz

inst.eecs.berkeley.edu/~cs61c



CS 61C L4.1.2 State (1)

K. Meinz, Summer 2004 © UCB

Outline

- CL Blocks
- Waveforms
- State
- Clocks
- FSMs




CS 61C L4.1.2 State (2)

K. Meinz, Summer 2004 © UCB

Review (1/3)


- Use this table and techniques we learned to transform from 1 to another



CS 61C L4.1.2 State (3)

K. Meinz, Summer 2004 © UCB

(2/3): Circuit & Algebraic Simplification



$$\begin{aligned} y &= ((ab) + a) + c \\ &\downarrow \\ &= ab + a + c \\ &= a(b + 1) + c \\ &= a(1) + c \\ &= a + c \end{aligned}$$



CS 61C L4.1.2 State (4)

K. Meinz, Summer 2004 © UCB

original circuit

equation derived from original circuit

algebraic simplification

simplified circuit

(3/3): Laws of Boolean Algebra

$x \cdot \bar{x} = 0$	$x + \bar{x} = 1$	complementarity
$x \cdot 0 = 0$	$x + 1 = 1$	laws of 0's and 1's
$x \cdot 1 = x$	$x + 0 = x$	identities
$x \cdot x = x$	$x + x = x$	idempotent law
$x \cdot y = y \cdot x$	$x + y = y + x$	commutativity
$(xy)z = x(yz)$	$(x+y) + z = x + (y+z)$	associativity
$x(y+z) = xy + xz$	$x + yz = (x+y)(x+z)$	distribution
$xy + x = x$	$(x+y)x = x$	uniting theorem
$x \cdot \bar{y} = \bar{x} + \bar{y}$	$\overline{(x+y)} = \bar{x} \cdot \bar{y}$	DeMorgan's Law



CS 61C L4.1.2 State (5)

K. Meinz, Summer 2004 © UCB

CL Blocks

- Let's use our skills to build some CL blocks:


- Multiplexer (mux)
- Adder
- ALU



CS 61C L4.1.2 State (6)

K. Meinz, Summer 2004 © UCB

Data Multiplexor (here 2-to-1, n-bit-wide)




Cal

CS 61C L4.1.2 State (7)

K. Meinz, Summer 2004 © UCB

N instances of 1-bit-wide mux




$$\begin{aligned}c &= \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab \\&= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab) \\&= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\&= \bar{s}(a(1) + s((1)b) \\&= \bar{s}a + sb\end{aligned}$$

CS 61C L4.1.2 State (8)

K. Meinz, Summer 2004 © UCB

How do we build a 1-bit-wide mux?

$$\bar{s}a + sb$$




Cal

CS 61C L4.1.2 State (9)

K. Meinz, Summer 2004 © UCB

4-to-1 Multiplexor?




Cal

CS 61C L4.1.2 State (10)

K. Meinz, Summer 2004 © UCB

An Alternative Approach



Hierarchically!


Cal

CS 61C L4.1.2 State (11)

K. Meinz, Summer 2004 © UCB

Arithmetic and Logic Unit

- Most processors contain a logic block called "Arithmetic/Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR




when S=00, R=A+B
when S=01, R=A-B
when S=10, R=A AND B
when S=11, R=A OR B

Cal

CS 61C L4.1.2 State (12)

K. Meinz, Summer 2004 © UCB

Our simple ALU



Cal

CS 61C L4.1.2 State (13)

K. Meinz, Summer 2004 © UCB

Adder/Subtractor Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before


- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

Cal

CS 61C L4.1.2 State (14)

K. Meinz, Summer 2004 © UCB

N 1-bit adders \Rightarrow 1 N-bit adder



Cal

CS 61C L4.1.2 State (15)

K. Meinz, Summer 2004 © UCB

Adder/Subtractor – One-bit adder LSB...

a ₀	b ₀	s ₀	c ₁
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$s_0 = a_0 \text{ XOR } b_0$$

$$c_1 = a_0 \text{ AND } b_0$$

Cal

CS 61C L4.1.2 State (16)

K. Meinz, Summer 2004 © UCB

Adder/Subtractor – One-bit adder (1/2)...

a _i	b _i	c _i	s _i	c _{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i = \text{XOR}(a_i, b_i, c_i)$$


$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$

Cal

CS 61C L4.1.2 State (17)

K. Meinz, Summer 2004 © UCB

Adder/Subtractor – One-bit adder (2/2)...



$$s_i = \text{XOR}(a_i, b_i, c_i)$$


$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$

Cal

CS 61C L4.1.2 State (18)

K. Meinz, Summer 2004 © UCB

Extremely Clever Subtractor



Cal

CS 61C L4.1.2 State (19)

K. Meinz, Summer 2004 © UCB

Signals and Waveforms (1/4)


- Outputs of CL change over time
 - With what? → Change in inputs
 - Can graph changes with waveforms ...

Cal

CS 61C L4.1.2 State (20)

K. Meinz, Summer 2004 © UCB

Signals and Waveforms (2/4): Adders




Cal

CS 61C L4.1.2 State (21)

K. Meinz, Summer 2004 © UCB

Signals and Waveforms (3/4): Grouping




Cal

CS 61C L4.1.2 State (22)

K. Meinz, Summer 2004 © UCB

Signals and Waveforms (4/4): Circuit Delay



Cal

CS 61C L4.1.2 State (23)

K. Meinz, Summer 2004 © UCB







State







- With CL, output is always a function of **CURRENT** input
 - With some (variable) propagation delay
- Clearly, we need a way to introduce state into computation

Cal


CS 61C L4.1.2 State (24)

K. Meinz, Summer 2004 © UCB





Accumulator Revisited (proper timing 2/2)



Clocks

- Need a regular oscillator:



- Wire up three inverters in feedback?...

- Not stable enough
- $1 \rightarrow 0$ and $0 \rightarrow 1$ transitions not symmetric.


- Solution: Base oscillation on a natural resonance. But of what?



CS 61C L4.1.2 State (38)

K. Meinz, Summer 2004 © UCB

Clocks




- Crystals and the Piezoelectric effect:
 - Voltage → deformation → voltage → ...
 - Deformations have a resonant freq.
 - Function of crystal cut



CS 61C L4.1.2 State (39)

K. Meinz, Summer 2004 © UCB

Clocks



- Controller puts AC across crystal:


- At anything but resonant freqs → destructive interference
- Resonant freq → CONSTRUCTIVE!



CS 61C L4.1.2 State (40)

K. Meinz, Summer 2004 © UCB

Signals and Waveforms: Clocks



CS 61C L4.1.2 State (41)

K. Meinz, Summer 2004 © UCB