

CS61C : Machine Structures

Lecture 4.1.2

State and FSMs

2004-07-13

Kurt Meinz

inst.eecs.berkeley.edu/~cs61c




Outline

- CL Blocks
- Waveforms
- State
- Clocks
- FSMs




Review (1/3)

- Use this table and techniques we learned to transform from 1 to another



(2/3): Circuit & Algebraic Simplification




original circuit

$$\downarrow$$
$$y = ((ab) + a) + c$$

$$\downarrow$$
$$= ab + a + c$$
$$= a(b + 1) + c$$
$$= a(1) + c$$
$$= a + c$$

equation derived from original circuit

algebraic simplification



simplified circuit



(3/3): Laws of Boolean Algebra

$$x \cdot \bar{x} = 0$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot x = x$$

$$x \cdot y = y \cdot x$$

$$(xy)z = x(yz)$$

$$x(y + z) = xy + xz$$

$$xy + x = x$$

$$\overline{x \cdot y} = \bar{x} + \bar{y}$$

$$x + \bar{x} = 1$$

$$x + 1 = 1$$

$$x + 0 = x$$

$$x + x = x$$

$$x + y = y + x$$

$$(x + y) + z = x + (y + z)$$

$$x + yz = (x + y)(x + z)$$

$$\frac{(x + y)x}{(x + y)} = \bar{x} \cdot \bar{y}$$

complementarity

laws of 0's and 1's

identities

idempotent law

commutativity

associativity

distribution

uniting theorem

DeMorgan's Law




CL Blocks


- Let's use our skills to build some CL blocks:
 - Multiplexer (mux)
 - Adder
 - ALU



Data Multiplexor (here 2-to-1, n-bit-wide)



N instances of 1-bit-wide mux




$$\begin{aligned}c &= \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}\bar{b} + sab \\&= \bar{s}(a\bar{b} + ab) + s(\bar{a}\bar{b} + ab) \\&= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\&= \bar{s}(a(1) + s((1)b) \\&= \bar{s}a + sb\end{aligned}$$

s	ab	c
0	00	0
0	01	0
0	10	1
0	11	1
1	00	0
1	01	1
1	10	0
1	11	1




How do we build a 1-bit-wide mux?

$$\bar{s}a + sb$$




4-to-1 Multiplexor?



$$e = \overline{s_1 s_0} a + \overline{s_1} s_0 b + s_1 \overline{s_0} c + s_1 s_0 d$$



An Alternative Approach




Hierarchically!



Arithmetic and Logic Unit


- Most processors contain a logic block called “Arithmetic/Logic Unit” (ALU)
- We’ll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR



when $S=00$, $R=A+B$
when $S=01$, $R=A-B$
when $S=10$, $R=A \text{ AND } B$
when $S=11$, $R=A \text{ OR } B$



Our simple ALU




Adder/Subtractor Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



N 1-bit adders \Rightarrow 1 N-bit adder



Adder/Subtractor – One-bit adder LSB...

$$\begin{array}{r} \text{a}_3 \quad \text{a}_2 \quad \text{a}_1 \quad \boxed{\text{a}_0} \\ + \quad \text{b}_3 \quad \text{b}_2 \quad \text{b}_1 \quad \boxed{\text{b}_0} \\ \hline \text{s}_3 \quad \text{s}_2 \quad \text{s}_1 \quad \boxed{\text{s}_0} \end{array}$$

a ₀	b ₀	s ₀	c ₁
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$s_0 = a_0 \text{ XOR } b_0$$

$$c_1 = a_0 \text{ AND } b_0$$

Adder/Subtractor – One-bit adder (1/2)...

$$\begin{array}{r} \text{a}_3 \quad \text{a}_2 \quad \boxed{\text{a}_1} \quad \text{a}_0 \\ + \quad \text{b}_3 \quad \text{b}_2 \quad \boxed{\text{b}_1} \quad \text{b}_0 \\ \hline \text{s}_3 \quad \text{s}_2 \quad \boxed{\text{s}_1} \quad \text{s}_0 \end{array}$$



a_i	b_i	c_i	s_i	c_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$




Adder/Subtractor – One-bit adder (2/2)...



$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$

Extremely Clever Subtractor





Signals and Waveforms (1/4)


- Outputs of CL change over time
 - With what? → Change in inputs
 - Can graph changes with waveforms ...



Signals and Waveforms (2/4): Adders



Signals and Waveforms (3/4): Grouping




Signals and Waveforms (4/4): Circuit Delay



$$A = [a_3, a_2, a_1, a_0]$$

$$B = [b_3, b_2, b_1, b_0]$$

$$A \xrightarrow{4} \equiv \begin{matrix} a_0 \longrightarrow \\ a_1 \longrightarrow \\ a_2 \longrightarrow \\ a_3 \longrightarrow \end{matrix}$$




State

- With CL, output is always a function of CURRENT input
 - With some (variable) propagation delay
- Clearly, we need a way to introduce state into computation




Accumulator Example



Want: $S=0; \text{ for } i \text{ from } 0 \text{ to } n-1$

$$S = S + x_i$$

First try...Does this work?



Nope!


Reason #1... What is there to control the next iteration of the 'for' loop?

Reason #2... How do we say: 's=0'?



Need a way to store partial sums! ...


Circuits with STATE (e.g., register)




Need a Logic Block that will:

1. store output (partial sum) for a while,
2. until we tell it to update with a new value.


Second try...How about this? Yep!



Rough timing...



State




A	B	O
0	0	1
0	1	1
1	0	1
1	1	1

- $S=1, R=0 \rightarrow S\bar{=}0, R\bar{=}1 \rightarrow Q=1 \rightarrow Q\bar{=}0$
- $S=0, R=1 \rightarrow S\bar{=}1, R\bar{=}0 \rightarrow Q\bar{=}1 \rightarrow Q=0$
- $S=0, R=0 \rightarrow S\bar{=}1, R\bar{=}1 \rightarrow Q\bar{=} \leq \neg Q$
 $Q \leq \neg Q\bar{=}$




State



- When CLK is low:
 - n1 and n2 = 1 → no change
- When CLK is high:
 - S, R = 0 → n1, n2 = 1 → no change
 - S=1, R=0 → n1=0, n1=1 → Q = 1, Qbar = 0


State



- This is a “rising-edge D Flip-Flop”
 - When the CLK transitions from 0 to 1 (rising edge) ...
 - $Q \leftarrow D; \quad Q\bar{ } \leftarrow \neg D$
 - All other times: $Q \leftarrow Q; \quad Q\bar{ } \leftarrow Q\bar{ }$




D Flip Flop



- Called “edge-sensitive”
- RS latches: “level sensitive”


Storage Element's Timing Model



- **Setup Time:** Input must be stable BEFORE trigger clock edge
- **Hold Time:** Input must REMAIN stable after trigger clock edge
- **Clock-to-Q time:**
 - Output cannot change instantaneously at the trigger clock edge
 - Similar to delay in logic gates




Bus a bunch of D FFs together ...




- Register of size N:
 - n instances of D Flip-Flop



Second try...How about this? Yep!





Rough timing...



Accumulator Revisited (proper timing 1/2)



Accumulator Revisited (proper timing 2/2)




Clocks

- Need a regular oscillator:




- Wire up three inverters in feedback?...
 - Not stable enough
 - 1->0 and 0->1 transitions not symmetric.
- Solution: Base oscillation on a natural resonance. But of what?

Clocks




APPLIED VOLTAGE
CAUSES PHYSICAL
CONTRACTION



APPLIED FORCE
PRODUCES
VOLTAGE

- Crystals and the Piezoelectric effect:
 - Voltage → deformation → voltage → ...
 - Deformations have a resonant freq.
 - Function of crystal cut

Clocks



- Controller puts AC across crystal:
 - At anything but resonant freqs → destructive interference
 - Resonant freq → CONSTRUCTIVE!



Signals and Waveforms: Clocks

