

# CS61C : Machine Structures

## Lecture 4.2.1

### FSMs and Verilog I

2004-07-14

Kurt Meinz

inst.eecs.berkeley.edu/~cs61c




CS 61C L4.2.1 Verilog I (1)

K. Meinz, Summer 2004 © UCB

## FSMs

- With state elements, we can build circuits whose output is a function of inputs and current state.




- State transitions will occur on clock edges.



CS 61C L4.2.1 Verilog I (2)

K. Meinz, Summer 2004 © UCB


## Finite State Machines Introduction




CS 61C L4.2.1 Verilog I (3)

K. Meinz, Summer 2004 © UCB

## Finite State Machine Example: 3 ones...



Draw the FSM...



PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



CS 61C L4.2.1 Verilog I (4)

K. Meinz, Summer 2004 © UCB

## FSM Example 2


- Two bit counter:
  - 4 States: 0, 1, 2, 3
  - When input c is high, go to next state - (3->0)
  - When input is low, don't change state



CS 61C L4.2.1 Verilog I (5)

K. Meinz, Summer 2004 © UCB

## Obvious approach: 2 count bits for state



$$s_0' = (\bar{s}_1 \cdot \bar{s}_0 \cdot c) + (\bar{s}_1 \cdot s_0 \cdot \bar{c}) + (s_1 \cdot \bar{s}_0 \cdot c) + (s_1 \cdot s_0 \cdot \bar{c})$$

$$= (\bar{s}_0 \cdot c) + (s_0 \cdot \bar{c})$$

$$s_1' = (\bar{s}_1 \cdot s_0 \cdot c) + (s_1 \cdot \bar{s}_0 \cdot \bar{c}) + (s_1 \cdot \bar{s}_0 \cdot c) + (s_1 \cdot s_0 \cdot \bar{c})$$


$$= (\bar{s}_1 \cdot s_0 \cdot c) + (s_1 \cdot \bar{c}) + (s_1 \cdot \bar{s}_0)$$



CS 61C L4.2.1 Verilog I (6)

K. Meinz, Summer 2004 © UCB

## One-Hot Encoding



- One Flip-flop per state
- Only one state bit = 1 at a time
- Much faster combinational logic
- Tradeoff: Size  $\leftrightarrow$  Speed

$$S_0 = (S_0 \cdot \bar{C}) + (S_3 \cdot C)$$

$$S_1 = (S_1 \cdot \bar{C}) + (S_0 \cdot C)$$

$$S_2 = (S_2 \cdot \bar{C}) + (S_1 \cdot C)$$

$$S_3 = (S_3 \cdot \bar{C}) + (S_2 \cdot C)$$



CS 61C L4.2.1 Verilog I(7)

K. Meina, Summer 2004 © UCB

## Digital Design

### • Our Conceptual Tools So Far:

- Logic Schematics
- Truth Tables
- Boolean Algebraic Expressions
- State Diagrams

• How are these tools used to design real hardware? ...




CS 61C L4.2.1 Verilog I(8)

K. Meina, Summer 2004 © UCB

## Digital Design – Tools - Schematics


- ☺ Schematics are intuitive.
- ☺ Somewhat physical.
- ☹ Require a special tool (editor).  $\rightarrow$
- ☹ Unless hierarchy is carefully designed, schematics can be confusing and difficult to follow.



CS 61C L4.2.1 Verilog I(9)

K. Meina, Summer 2004 © UCB

## Digital Design – Tools - Netlists



### • Textual representation of logic blocks:

- Give a name to all gates
- Give a name to all wires
- Standard representation of wire connections among gates ...
  - Wire connections  $\leftrightarrow$  network  $\leftrightarrow$  nets
  - (Hence: "netlist")




CS 61C L4.2.1 Verilog I(10)

K. Meina, Summer 2004 © UCB

## Digital Design – Tools - Netlists

- A key data structure (or representation) in the design process is the "netlist":
  - Network List
- A netlist lists components and connects them with nodes:

ex:



g1 "and" n1 n2 n5  
g2 "and" n3 n4 n6  
g3 "or" n5 n6 n7

### Alternative format:

n1 g1.in1  
n2 g1.in2  
n3 g2.in1  
n4 g2.in2  
n5 g1.out  
g3.in1  
n6 g2.out  
g3.in2  
n7 g3.out  
g1 "and"  
g2 "and"  
g3 "or"



CS 61C L4.2.1 Verilog I(11)

K. Meina, Summer 2004 © UCB

## Digital Design – Tools - Netlists

### • Netlist Pros:

- Textual Layout
- Imply physical organization
- Automated tools can turn netlist into hardware layout

### • Netlist Cons:

- Lack of Abstraction



CS 61C L4.2.1 Verilog I(12)

K. Meina, Summer 2004 © UCB

## Digital Design – Tools - HDLs

- **Hardware Description Languages:**
  - Contain hierarchical netlist support
    - E.g. “Structural Verilog”
  - Contain support for logic testing, rough prototyping, architectural simulation
    - E.g. “Behavioral Verilog”
  - Other integrated design paradigms (and mappings to netlists)
    - E.g. “Verilog Dataflow”



CS 61C L4.2.1 Verilog I (13)

K. Meina, Summer 2004 © UCB

## Verilog Overview ()

- Verilog description composed of modules:
 

```
module Name ( port list );
    Declarations and Statements;
endmodule
```
- Modules can have instantiations of other modules, or use primitives supplied by language
- Note that Verilog varies from C syntax, borrowing from Ada programming language at times (endmodule)



CS 61C L4.2.1 Verilog I (14)

K. Meina, Summer 2004 © UCB

## Verilog Overview (1/3)

- **Structural Verilog:**
  - Like netlists, but with support for module naming and instantiation.
    - E.g. build a 4->1 mux and instantiate many copies
    - Module **ports** = input and output interface
    - Same benefits as other OO systems.
  - For simulation purposes, includes notion of time (delay)
    - Useless for synthesis
    - Necessary for simulation




CS 61C L4.2.1 Verilog I (15)

K. Meina, Summer 2004 © UCB

## Example: Structural XOR (xor built-in, but..)

```
module my_xor(Z, X, Y);
    input X, Y;
    output Z;
    wire notX, notY,
          XnotY, YnotX;
    not
      (notX, X),
      (notY, Y);
    and
      (YnotX, notX, Y),
      (XnotY, X, notY);
    or
      (Z, YnotX, XnotY);
endmodule
```



**Note: order of gates doesn't matter, since structure determines relationship**



CS 61C L4.2.1 Verilog I (16)

K. Meina, Summer 2004 © UCB

## Verilog: Modules

- Now, other modules can instantiate our new xor module:

```
module 1-bit-adder(A, B, Ci, Co, S);
    input A, B, Ci;
    output Co, S;
    wire ttemp;
    my_xor Xor1 ( temp, A, B ),
           Xor2 ( .X(temp), .Y(Ci), .Z(Co) );
    ...
endmodule
```



CS 61C L4.2.1 Verilog I (17)

K. Meina, Summer 2004 © UCB

## Verilog: Replication

- Often in hardware need many copies of an item, connected together in a regular way
  - Need way to name each copy
  - Need way to specify how many copies
- Replicated wires → Bus!
- Specify a module with 4 XORs using existing module example ...




CS 61C L4.2.1 Verilog I (18)

K. Meina, Summer 2004 © UCB

## Example: Replicated XOR in Verilog

```
module 4xor(C, A, B);
  input[3:0] A, B;
  output[3:0] C;
  my_xor My4XOR[3:0]
    (.X(A), .Y(B), .Z(C));
endmodule
```

- Note: must give a name to new instance of xors (My4XOR)



CS 61C L4.2.1 Verilog I (19)

K. Meina, Summer 2004 © UCB

## Verilog - Structural

- If you were to monitor an instance of our XORs you'd notice something funny ...

x=0, y=0, z=0, exp=0, time=0

x=0, y=1, z=1, exp=1, time=100

x=1, y=0, z=1, exp=1, time=200

x=1, y=1, z=0, exp=0, time=300

- Expected value matches actual value, so Verilog works, but ...

- 0 Propagation delay!!



CS 61C L4.2.1 Verilog I (20)

K. Meina, Summer 2004 © UCB

## Verilog big idea: Time

- A difference from normal prog. lang. is that time is part of the language
  - part of what trying to describe is **when** things occur, or **how long** things will take
- Determine time with **#n**: event will take place in n time units
  - structural: `not #2(notX, X)` says notX does not change until time advances 2 ns
  - Default unit is nanoseconds; can change



CS 61C L4.2.1 Verilog I (21)

K. Meina, Summer 2004 © UCB

## Structural XOR With Delay

```
module my_xor(Z, X, Y);
  input X, Y;
  output Z;
  wire notX, notY,
        XnotY, YnotX;
  not #2
    (notX, X),
    (notY, Y);
  and #3
    (YnotX, notX, Y),
    (XnotY, X, notY);
  or #3
    (Z, YnotX, XnotY);
endmodule
```



CS 61C L4.2.1 Verilog I (22)

K. Meina, Summer 2004 © UCB

## Verilog - Structural

x=0, y=0, z=x, exp=0, time=0

X=0, y=0, z=0, exp=0, time=8

x=0, y=1, z=0, exp=1, time=100

x=0, y=1, z=1, exp=1, time=108

x=1, y=0, z=1, exp=1, time=200

x=1, y=0, z=1, exp=1, time=208

x=1, y=1, z=1, exp=0, time=300

x=1, y=1, z=0, exp=0, time=308



© Times not exact! – Really depend on transitions

CS 61C L4.2.1 Verilog I (23)

K. Meina, Summer 2004 © UCB

## Verilog

- CL can be done by wiring up gates
  - If we use abstraction and replication, we can control complexity
- What about state?
  - Could build D from NAND netlist ... blech!
  - Verilog also provides ability to describe circuits by **behavior** rather than structure...



CS 61C L4.2.1 Verilog I (24)

K. Meina, Summer 2004 © UCB

## Example: Behavioral XOR in Verilog

```
module xorB(Z, X, Y);
  input X, Y;
  output Z;
  reg Z;
  always @ (X or Y)
    Z = X ^ Y; // ^ is C operator for xor
endmodule
```

- Unusual parts of above Verilog
  - “always @ (X or Y)” => whenever X or Y changes, do the following statement
  - “reg” is only type of behavioral data that can be changed in assignment, so must redeclare Z as reg
  - Default is single bit data types: X, Y, Z



CS 61C L4.2.1 Verilog I (29)

K. Meinz, Summer 2004 © UCB

## Behavioral

- How about registers/flip-flops?
  - Rising clock edge?  
 (“positive edge triggered”)
  - Falling clock edge?  
 (“negative edge triggered”)
- Verilog Includes events “posedge”, “negedge” to say when clock edge occurs ...



CS 61C L4.2.1 Verilog I (28)

K. Meinz, Summer 2004 © UCB

## Behavioral FFs

```
// Behavioral model of D FF:
// positive edge-triggered,
// synchronous active-high reset.
module DFF_SR (CLK,Q,D,RST);
  input D;
  input CLK, RST;
  output Q;
  reg Q;
  always @ (posedge CLK)
    if (RST) Q = 0; else Q = D;
endmodule
```

- On positive clock edge, either reset, or load with new value from D



CS 61C L4.2.1 Verilog I (27)

K. Meinz, Summer 2004 © UCB

## Behavioral Clock

```
...
initial
begin
  CLK = 1'b0;
  forever
    #5 CLK = ~CLK;
end
...

```

**New things:**

- exec block once
- 1 bit in binary = 0
- while (true)

• No built in clock in Verilog, so specify one

- Clock CLK above alternates forever in 10 ns period:  
5 ns at 0, 5 ns at 1,  
5 ns at 0, 5 ns at 1, ...



CS 61C L4.2.1 Verilog I (26)

K. Meinz, Summer 2004 © UCB

## Behavioral Adder

- ```
module add4 (S,A,B);
```
- a combinational logic block that forms the sum (S) of the two 4-bit binary numbers (A and B)
  - Tutorial doesn't define this, left to the reader
  - Write the Verilog for this module in a behavioral style now
    - Assume this addition takes 4 ns



CS 61C L4.2.1 Verilog I (29)

K. Meinz, Summer 2004 © UCB

## Behavioral Adder

- ```
module add4 (S,A,B);
  input [3:0] A, B;
  output [3:0] S;
  reg S;
  always @(A or B)
    #4 S = A + B;
endmodule
```
- a combinational logic block that forms the sum of the two 4-bit binary numbers, taking 4 ns
  - Above is behavioral Verilog



CS 61C L4.2.1 Verilog I (30)

K. Meinz, Summer 2004 © UCB

### **In conclusion**

---

- **Verilog allows both structural and behavioral descriptions, helpful in testing**
- **Syntax a mixture of C (operators, for, while, if, print) and Ada (begin... end, case...endcase, module ...endmodule)**
- **Some special features only in Hardware Description Languages**
  - # time delay, initial vs. always
- **Verilog can describe everything from single gate to full computer system; you get to design a simple processor**

