

CS61C : Machine Structures

Lecture 5.2.1

CPU Design III: Control

2004-07-21

Kurt Meinz


inst.eecs.berkeley.edu/~cs61c



CS 61C L5.2.1 CPU Design III (1)

K. Meinz, Summer 2004 © UCB


Putting it All Together: A Single Cycle Datapath



CS 61C L5.2.1 CPU Design III (2)

K. Meinz, Summer 2004 © UCB

Recall: Clocking Methodology



- All storage elements are clocked by the same clock edge


• **Cycle Time** = CLK-to-Q + **Longest Delay Path** + Setup + Clock Skew



CS 61C L5.2.1 CPU Design III (3)

K. Meinz, Summer 2004 © UCB

Clocking Methodology



- Storage elements clocked by same edge
- Being physical devices, flip-flops (FF) and combinational logic have some delays
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF, and we have the usual clock-to-Q delay
- “**Critical path**” (longest path through logic) determines length of clock period




CS 61C L5.2.1 CPU Design III (4)

K. Meinz, Summer 2004 © UCB

An Abstract View of the Critical Path

- This affects how much you can overclock your PC!

Critical Path (Load Operation) = Delay clock through PC (FFs) + Instruction Memory's Access Time + Register File's Access Time + ALU to Perform a 32-bit Add + Data Memory Access Time + Stable Time for Register File Write



CS 61C L5.2.1 CPU Design III (5)

K. Meinz, Summer 2004 © UCB

How to Design a Processor: step-by-step

1. Analyze instruction set architecture (ISA) => **datapath requirements**
 - meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
2. Select set of datapath components and establish clocking methodology
3. Assemble datapath meeting requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic (hard part!)




CS 61C L5.2.1 CPU Design III (6)

K. Meinz, Summer 2004 © UCB


A Single Cycle Datapath

- Rs, Rt, Rd, Immed16 connected to datapath
- We have everything except **control signals**




Meaning of the Control Signals

- nPC_MUX_sel:**
 - 0 $\Rightarrow$ PC $\leftarrow$ PC + 4
 - 1 $\Rightarrow$ PC $\leftarrow$ PC + 4 + {SignExt(Im16), 00}
- "n" = next
- Later in lecture: higher-level connection between mux and branch cond



Meaning of the Control Signals

- ExtOp:** "zero", "sign"
- ALUSrc:** 0 $\Rightarrow$ regB; 1 $\Rightarrow$ imm
- ALUctr:** "add", "sub", "or"
- MemWr:** 1 $\Rightarrow$ write memory
- MemtoReg:** 0 $\Rightarrow$ ALU; 1 $\Rightarrow$ Mem
- RegDst:** 0 $\Rightarrow$ "rt"; 1 $\Rightarrow$ "rd"
- RegWr:** 1 $\Rightarrow$ write register



RTL: The Add Instruction

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	


add rd, rs, rt

- MEM[PC]** Fetch the instruction from memory
- R[rd] = R[rs] + R[rt]** The actual operation
- PC = PC + 4** Calculate the next instruction's address




Instruction Fetch Unit at the Beginning of Add







- Fetch the instruction from Instruction memory: Instruction = MEM[PC]
- same for all instructions









The Single Cycle Datapath during Add

- R[rd] = R[rs] + R[rt]**







A Summary of the Control Signals (1/2)

inst	Register Transfer
ADD	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{RegB}, ALUctr = \text{"add"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
SUB	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{RegB}, ALUctr = \text{"sub"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
ORI	$R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16}); \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"or"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
LOAD	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"},$ $\text{MementoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
STORE	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"}, \text{MemWr}, nPC_sel = \text{"+4"}$
BEQ	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00 \text{ else } PC \leftarrow PC + 4$ $nPC_sel = \text{"Br"}, ALUctr = \text{"sub"}$



CS 61C L5.2.1 CPU Design III (26)

K. Meinel, Summer 2004 © UCB

A Summary of the Control Signals (2/2)

See Appendix A

	10 0000	10 0010	We Don't Care :-)					
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
	add	sub	ori	lw	sw	beq	jump	
RegDst	1	1	0	0	x	x	x	
ALUSrc	0	0	1	1	1	0	x	
MemoReg	0	0	0	1	x	x	x	
RegWrite	1	1	1	1	0	0	0	
MemWrite	0	0	0	0	1	0	0	
nPCsel	0	0	0	0	0	1	0	
Jump	0	0	0	0	0	0	1	
ExtOp	x	x	0	1	1	x	x	
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx	

	31	26	21	16	11	6	0	
R-type	op	rs	rt	rd	shamt	func		add, sub
I-type	op rs rt			immediate				ori, lw, sw, beq
J-type	op target address							jump




CS 61C L5.2.1 CPU Design III (26)

K. Meinel, Summer 2004 © UCB

Review: Finite State Machine (FSM)

- States** represent possible output values.
- Transitions** represent changes between states based on inputs.
- Implement** with CL and clocked register feedback.



CS 61C L5.2.1 CPU Design III (27)

K. Meinel, Summer 2004 © UCB

Finite State Machines extremely useful!

- They define
 - How **output signals** respond to input signals and previous state.
 - How we **change states** depending on input signals and previous state
- The output signals could be our familiar **control signals**
 - Some control signals **may only depend on CL, not on state at all...**
- We could implement very detailed CL blocks w/**Programmable Logic Arrays**



CS 61C L5.2.1 CPU Design III (28)

K. Meinel, Summer 2004 © UCB

Taking advantage of sum-of-products

- Since sum-of-products is a convenient notation and way to think about design, offer hardware building blocks that match that notation
- One example is **Programmable Logic Arrays (PLAs)**
- Designed so that can select (program) ands, ors, complements **after** you get the chip
 - Late in design process, fix errors, figure out what to do later, ...




CS 61C L5.2.1 CPU Design III (29)

K. Meinel, Summer 2004 © UCB

Programmable Logic Arrays

- Pre-fabricated building block of many AND/OR gates
 - "Programmed" or "Personalized" by making or breaking connections among gates
 - Programmable array block diagram for sum of products form



CS 61C L5.2.1 CPU Design III (30)

K. Meinel, Summer 2004 © UCB

Enabling Concept

• Shared product terms among outputs

example:

$$\begin{aligned} F0 &= A + B'C' \\ F1 &= A'C' + AB \\ F2 &= B'C' + AB \\ F3 &= B'C' + A \end{aligned}$$

input side: 3 inputs
 1 = uncomplemented in term
 0 = complemented in term
 - = does not participate

personality matrix

Product term	A	B	C	F0	F1	F2	F3
AB	1	1	-	0	1	1	0
B'C	-	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

output side: 4 outputs
 1 = term connected to output
 0 = no connection to output

reuse of terms;
 5 product terms




CS 61C L5.2.1 CPU Design III (31)

K. Meene, Summer 2004 © UCB

Before Programming

• All possible connections available before "programming"




CS 61C L5.2.1 CPU Design III (32)

K. Meene, Summer 2004 © UCB

After Programming

• Unwanted connections are "blown"

- Fuse (normally connected, break unwanted ones)
- Anti-fuse (normally disconnected, make wanted connections)



CS 61C L5.2.1 CPU Design III (33)

K. Meene, Summer 2004 © UCB

Alternate Representation



• Short-hand notation--don't have to draw all the wires

- X Signifies a connection is present and perpendicular signal is an input to gate

notation for implementing

$$F0 = AB + A'B'$$

$$F1 = C'D' + C'D$$



CS 61C L5.2.1 CPU Design III (34)

K. Meene, Summer 2004 © UCB

And in Conclusion... Single cycle control


• 5 steps to design a processor

1. Analyze instruction set => datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic

• Control is the hard part

• MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location
- Operations always on registers/immediates



CS 61C L5.2.1 CPU Design III (35)

K. Meene, Summer 2004 © UCB