

CS61C : Machine Structures

Lecture 6.1.1 Pipelining II

2004-07-26

Kurt Meinz


inst.eecs.berkeley.edu/~cs61c



CS 61C L6.1.1 Pipelining II (1)

K. Meinz, Summer 2004 © UCB

Review: Datapath for MIPS



• Use datapath figure to represent pipeline



CS 61C L6.1.1 Pipelining II (2)

K. Meinz, Summer 2004 © UCB

Review: Problems for Computers

- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
 - **Structural hazards**: HW cannot support this combination of instructions (single person to fold and put clothes away)
 - **Control hazards**: Pipelining of branches & other instructions **stall** the pipeline until the hazard; "**bubbles**" in the pipeline
 - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline (missing sock)



CS 61C L6.1.1 Pipelining II (3)

K. Meinz, Summer 2004 © UCB

Review: C.f. Branch Delay vs. Load Delay

- Load Delay occurs only if necessary (dependent instructions).
- Branch Delay always happens (part of the ISA).
- Why not have Branch Delay interlocked?
 - Answer: Interlocks only work if you can detect hazard ahead of time. By the time we detect a branch, we already need its value ... hence no interlock is possible!



CS 61C L6.1.1 Pipelining II (4)

K. Meinz, Summer 2004 © UCB

FYI: Historical Trivia

- First MIPS design did not interlock and stall on load-use data hazard
- Real reason for name behind MIPS: **M**icroprocessor without **I**nterlocked **P**ipeline **S**tages
 - Word Play on acronym for Millions of Instructions Per Second, also called MIPS
 - Load/Use → Wrong Answer!



CS 61C L6.1.1 Pipelining II (5)

K. Meinz, Summer 2004 © UCB

Outline


- Pipeline Control
- Forwarding Control
- Hazard Control



CS 61C L6.1.1 Pipelining II (6)

K. Meinz, Summer 2004 © UCB

Piped Proc So Far ...




☹ What's missing??

CS 61C L6.1.1 Pipelining II (7)

K. Meitz, Summer 2004 © UCB

New Representation: Regs more explicit



IF/DE.Ir = Instruction

DE/EX.A = BusA out of Reg

EX/ME.S = ALuOut

EX/ME.D = Bus B pass-through for sw

ME/WB.S = ALuOut pass-through


ME/WB.M = Mem Result from lw

Cal

CS 61C L6.1.1 Pipelining II (8)

K. Meitz, Summer 2004 © UCB

New Representation: Regs more explicit




☹ What's Missing???

CS 61C L6.1.1 Pipelining II (9)

K. Meitz, Summer 2004 © UCB

Pipelined Processor (almost) for slides

Idea: Parallel Piped Control ...




Cal

CS 61C L6.1.1 Pipelining II (10)

K. Meitz, Summer 2004 © UCB

Pipelined Control




Cal

CS 61C L6.1.1 Pipelining II (11)

K. Meitz, Summer 2004 © UCB

Pipelined Processor




Cal

CS 61C L6.1.1 Pipelining II (12)

K. Meitz, Summer 2004 © UCB

Data Stationary Control

- The Main Control generates the control signals during Reg/Dec
 - Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
 - Control signals for Mem (MemWr Branch) are used 2 cycles later
 - Control signals for Wr (MemtoReg MemWr) are used 3 cycles later



Let's Try it Out


```

10  lw  r1, 36(r2)
14  addl r2, r2, 3
20  sub  r3, r4, r5
24  beq  r6, r7, 100
30  ori  r8, r9, 17
34  add  r10, r11, r12


```

100 and r13, r14, 15


Start: Fetch 10




Fetch 14, Decode 10






Fetch 20, Decode 14, Exec 10



Fetch 24, Decode 20, Exec 14, Mem 10






Outline

- Pipeline Control
- Forwarding Control
- Hazard Control

CS 61C L6.1.1 Pipelining II (23)



Forwarding

In general:

- For each stage i that has reg inputs
 - For each stage j after i that has reg output
 - If $i.reg == j.reg \rightarrow$ forward j value back to i .
 - Some exceptions (\$0, invalid)

In particular:


- ALUinput $\leftarrow$ (ALUResult, MemResult)
- MemInput $\leftarrow$ (MemResult)



CS 61C L6.1.1 Pipelining II (28)

K. Meitz, Summer 2004 © UCB


Pending Writes In Pipeline Registers



CS 61C L6.1.1 Pipelining II (28)

K. Meitz, Summer 2004 © UCB

Pending Writes In Pipeline Registers



CS 61C L6.1.1 Pipelining II (27)

K. Meitz, Summer 2004 © UCB


Current operand registers

• Pending writes

• hazard $\leftarrow$

$$\begin{aligned} & ((rs == rw_{ex}) \ \& \ regW_{ex}) \text{ OR} \\ & ((rs == rw_{mem}) \ \& \ regW_{mem}) \text{ OR} \\ & ((rs == rw_{wb}) \ \& \ regW_{wb}) \text{ OR} \\ & ((rt == rw_{ex}) \ \& \ regW_{ex}) \text{ OR} \\ & ((rt == rw_{mem}) \ \& \ regW_{mem}) \text{ OR} \\ & ((rt == rw_{wb}) \ \& \ regW_{wb}) \end{aligned}$$

Forwarding Muxes



CS 61C L6.1.1 Pipelining II (28)

K. Meitz, Summer 2004 © UCB

- Detect nearest valid write op operand register and forward into op latches, bypassing remainder of the pipe

- Increase muxes to add paths from pipeline registers

• Data Forwarding = Data Bypassing

What about memory operations?

Tricky situation:

MIPS:

lw 0(\$t0)

sw 0(\$t1)

RTL:


$R1 \leftarrow \text{Mem}[R2 + I];$

$\text{Mem}[R3+34] \leftarrow R1$



CS 61C L6.1.1 Pipelining II (29)

K. Meitz, Summer 2004 © UCB



What about memory operations?

Tricky situation:

MIPS:

lw 0(\$t0)

sw 0(\$t1)

RTL:

$R1 \leftarrow \text{Mem}[R2 + I];$

$\text{Mem}[R3+34] \leftarrow R1$


Solution:

Handle with bypass in memory stage!



CS 61C L6.1.1 Pipelining II (30)

K. Meitz, Summer 2004 © UCB



Outline

- Pipeline Control
- Forwarding Control
- Hazard Control




CS 61C L6.1.1 Pipelining II (1)

K. Meitz, Summer 2004 © UCB

Data Hazard: Loads (1/4)

- Forwarding works if value is available (but not written back) before it is needed. But consider ...



- Need result before it is calculated!
- Must stall use (sub) 1 cycle and **then** forward. ...




CS 61C L6.1.1 Pipelining II (2)

K. Meitz, Summer 2004 © UCB

Data Hazard: Loads (2/4)

- Hardware must stall pipeline
- Called “**interlock**”



CS 61C L6.1.1 Pipelining II (3)

K. Meitz, Summer 2004 © UCB

Data Hazard: Loads (3/4)

- Instruction slot after a load is called “**load delay slot**”
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- If the compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)




CS 61C L6.1.1 Pipelining II (3)

K. Meitz, Summer 2004 © UCB

Data Hazard: Loads (4/4)

- Stall is equivalent to nop



CS 61C L6.1.1 Pipelining II (4)

K. Meitz, Summer 2004 © UCB

Hazards / Stalling

In general:

- For each stage i that has reg inputs
 - If i 's reg is being written later on in the pipe but is not ready yet
 - Stages 0 to i : Stall (Turn CEs off so no change)
 - Stage $i+1$: Make a bubble (do nothing)
 - Stages $i+2$ onward: As usual

In particular:

- ALUinput ← (MemResult)



CS 61C L6.1.1 Pipelining II (3)

K. Meitz, Summer 2004 © UCB

Hazards / Stalling

Alternative Approach:


- Detect non-forwarding hazards in decode
 - Possible since **our** hazards are *formal*.
 - Not always the case.
 - Stalling then becomes:
 - Issue nop to EX stage
 - Turn off nextPC update (refetch same inst)
 - Turn off InstReg update (re-decode same inst)



CS 61C L6.1.1 Pipelining II (27)

K. Meitz, Summer 2004 © UCB

Stall Logic



CS 61C L6.1.1 Pipelining II (28)

K. Meitz, Summer 2004 © UCB

Stall Logic

- Stall-on-issue is used quite a bit
 - More complex processors: many cases that stall on issue.
 - More complex processors: cases that can't be detected at decode
 - E.g. value needed from mem is not in cache
 - proc must stall multiple cycles



CS 61C L6.1.1 Pipelining II (29)

K. Meitz, Summer 2004 © UCB

By the way ...

- Notice that our forwarding and stall logic is stateless!
- Big Idea: Keep it simple!
 - **Option 1:** Store old fetched inst in reg ("stall_temp"), keep state reg that says whether to use stall_temp or value coming off inst mem.
 - **Option 2:** Re-fetch old value by turning off PC update.



CS 61C L6.1.1 Pipelining II (40)

K. Meitz, Summer 2004 © UCB