

Review Day 3:
Single Cycle, Pipeline, Hazards


CS61C Summer 2004
Pooya Pakzad

CS61C Summer 2004

Pooya Pakzad

[illegible]

- Rs, Rt, Rd and lmed16 hardwired into datapath from Fetch Unit
- We have everything except control signals (underline)




Meaning of the Control Signals

- ExtOp: "zero", "sign"
- ALUSrc: 0 \Rightarrow regB; 1 \Rightarrow immed
- ALUctr: "add", "sub", "or"
- MemWr: 1 \Rightarrow write memory
- MementoReg: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"
- RegWr: 1 \Rightarrow write register

The diagram illustrates the control logic of a MIPS processor. It shows the following components and their interactions:



- Register File:** Receives **RegWr** (32-bit) and **RegDst** (1-bit). It outputs **Rd** (32-bit) and **Rt** (32-bit) to the ALU. It also receives **Rs** (32-bit) and **Ra** (32-bit) from the ALU. It outputs **Rw** (32-bit) to the **Extender**.
- ALU:** Receives **Equal** (1-bit), **ALUctr** (1-bit), **MemWr** (1-bit), and **MementoReg** (1-bit). It outputs **busA** (32-bit) and **busB** (32-bit) to the **Mux**.
- Mux:** Receives **busA** (32-bit) and **busB** (32-bit). It outputs **Data In** (32-bit) to the **Data Memory**.
- Data Memory:** Receives **WrEn** (1-bit), **Adr** (32-bit), and **Clk** (1-bit). It outputs **0** (1-bit) and **1** (1-bit) to the **Mux**.
- Extender:** Receives **imm16** (16-bit) and **Clk** (1-bit). It outputs **imm16** (16-bit) to the **Mux**.
- Control Signals:** **ExtOp** (1-bit) and **ALUSrc** (1-bit) are inputs to the **Extender**.

- ExtOp: "zero", "sign"
- ALUSrc: 0 \Rightarrow regB; 1 \Rightarrow imm8d
- ALUctr: "add", "sub", "or"
- MemWr: 1 \Rightarrow write memory
- MemtoReg: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"
- RegWr: 1 \Rightarrow write register




The diagram illustrates the MIPS instruction format and its execution flow. At the top, the instruction is split into two parts: **Instruction <31:0>** and **Instruction <31:0>**. The instruction is divided into several fields: **Op** (Operation), **Fun** (Function), **Rt** (Register Target), **Rs** (Register Source), **Rd** (Register Destination), and **Imm16** (Immediate). The **Op** field is further divided into **<2:1,25>** and **<2:1,25>**. The **Rs** field is divided into **<15:15>** and **<15:15>**. The **Rd** field is divided into **<15:15>** and **<15:15>**. The **Imm16** field is divided into **<15:15>** and **<15:15>**.

The instruction is then processed by the **Control** unit, which is represented by a shaded box. The **Control** unit outputs several signals to the **DATA PATH** unit, which is represented by a white box. These signals are: **PCSrc**, **RegWr**, **RegDst**, **ExtOp**, **ALUSrc**, **ALUctr**, **MemWr**, **MemtoReg**, and **Zero**.

[illegible]

A Real MIPS Datapath (CNS T0)



Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time for load is much longer than needed for all other instructions


Problems

- Disadvantages of the Single Cycle Processor
 - Long cycle time
 - Cycle time is too long for all instructions except the Load
 - No reuse of hardware
- Multiple Cycle Processor:
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
- Partition datapath into equal size chunks to minimize cycle time

Pipelining: Big Idea


- Reduce CPI by overlapping many instructions
 - Average throughput of approximately 1 CPI with fast clock
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
 - Partition datapath into equal size chunks to minimize cycle time
- Utilize capabilities of the Datapath
 - start next instruction while working on the current one
 - limited by length of longest stage (plus fill/flush)
 - detect and resolve hazards
- What makes it easy
 - all instructions are the same length
 - just a few instruction formats
 - memory operands appear only in loads and stores
- What makes it hard?
 - structural hazards: suppose we had only one memory
 - control hazards: need to worry about branch instructions
 - data hazards: an instruction depends on a previous instruction

Sequential Laundry




- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?

Pipelined Laundry: Start work ASAP




- Pipelined laundry takes 3.5 hours for 4 loads

The Five Stages of Load



- Ifetch: Instruction Fetch
 - Fetch the instruction from the Instruction Memory
- Reg/Dec: Registers Fetch and Instruction Decode
- Exec: Calculate the memory address
- Mem: Read the data from the Data Memory
- Wr: Write the data back to the register file


Note: These 5 stages were there all along!



Can pipelining get us into trouble?

- Yes: Pipeline Hazards
 - structural hazards: attempt to use the same resource two different ways at the same time
 - E.g., combined washer/dryer would be a structural hazard or folder busy watching TV
 - control hazards: attempt to make a decision before condition is evaluated
 - E.g., washing football uniforms and need to get proper detergent level; need to see after dryer before next load in
 - branch instructions
 - data hazards: attempt to use item before it is ready
 - E.g., one sock of pair in dryer and one in washer; can't fold until get sock from washer through dryer
 - instruction depends on result of prior instruction still in the pipeline
- Can always resolve hazards by waiting
 - pipeline control must detect the hazard
 - take action (or delay action) to resolve hazards


Single Memory is a Structural Hazard



Structural Hazard: Separate Caches

- Solution:
 - infeasible and inefficient to create second memory
 - so simulate this by having two Level 1 Caches
 - have both an L1 Instruction Cache and an L1 Data Cache
 - L2 Cache can be unified.
 - need more complex hardware to control when both caches miss


Structural Hazard #2: Registers (1/2)



Structural Hazard #2: Registers (2/2)


- Fact: Register access is *VERY* fast: takes less than half the time of ALU stage
 - Solution: introduce convention
 - always Write to Registers during first half of each clock cycle
 - always Read from Registers during second half of each clock cycle
 - Result: can perform Read and Write during same clock cycle
- This is what we have talked about as *internal forwarding* in the regFile

Control Hazard Solution #1: Stall




- Stall: wait until decision is clear
- Impact: 2 lost cycles (i.e. 3 clock cycles for Beq instruction above) => slow
- Move decision to end of decode
 - save 1 cycle per branch, may stretch clock cycle

Control Hazard Solution #2: Predict



- Predict: guess one direction then back up if wrong
- Impact: 0 lost cycles per branch instruction if guess right, 1 if wrong (right ~ 50% of time)
 - Need to "Squash" and restart following instruction if wrong
- More dynamic schemes: history of branch behavior (~90-99%)

Control Hazard Solution #3: Delayed Branch



- Delayed Branch: Redefine branch behavior (takes place after next instruction)
- Impact: 0 clock cycles per branch instruction if can find instruction to put in "slot" (~50% of time)
- As launch more instruction per clock cycle, less useful


Data Hazards (1/2)

- Consider the following sequence of instructions

```
add $t0, $t1, $t2
sub $t4, $t0, $t3
and $t5, $t0, $t6
or $t7, $t0, $t8
xor $t9, $t0, $t10
```


Data Hazards (2/2)

Dependencies backwards in time are hazards



Data Hazard Solution: Forwarding


- Forward result from one stage to another



"or" hazard solved by register hardware

Data Hazard: Loads (1/4)


- Dependencies backwards in time are hazards



- Can't solve with forwarding
- Must stall instruction dependent on load, then forward (more hardware)

Data Hazard: Loads (2/4)

- Hardware must stall pipeline
- Called “interlock”




Data Hazard: Loads (3/4)

- Instruction slot after a load is called “load delay slot”
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- If the compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)

Data Hazard: Loads (4/4)

- Stall is equivalent to nop



How long to execute?

- Assume delayed branch, 5 stage pipeline, forwarding/bypassing, interlock on unresolved load hazards (after 1000 iterations, so pipeline is full)
- Rewrite this code to reduce pipeline stages (clock cycles) per loop to as few as possible

Loop: 1. lw \$t0, 0(\$s1)
 2. addu \$t0, \$t0, \$s2
 3. sw \$t0, 0(\$s1)
 4. addiu \$s1, \$s1, -4
 5. bne \$s1, \$zero, Loop
 6. nop

- How many pipeline stages (clock cycles) per loop iteration to execute this code?

A. 4 or fewer D. 7
 B. 5 E. 8
 C. 6 F. 9 or more

How long to execute?

- Rewrite this code to reduce pipeline stages (clock cycles) per loop to as few as possible

Loop: lw \$t0, 0(\$s1)
 addu \$t0, \$t0, \$s2
 sw \$t0, 0(\$s1)
 addiu \$s1, \$s1, -4
 bne \$s1, \$zero, Loop
 nop

- How many pipeline stages (clock cycles) per loop iteration to execute your revised code? (assume pipeline is full)

A. 4 or fewer D. 7
 B. 5 E. 8
 C. 6 F. 9 or more

How long to execute?

- Rewrite this code to reduce clock cycles per loop to as few as possible:

Loop: 1. lw \$t0, 0(\$s1) (no hazard since extra cycle)
2. addiu \$s1, \$s1, -4
3. addu \$t0, \$t0, \$s2
4. bne \$s1, \$zero, Loop
5. sw \$t0, +4(\$s1) (modified sw to put past addiu)

- How many pipeline stages (clock cycles) per loop iteration to execute your revised code? (assume pipeline is full)

A. 4 or fewer D. 7

B. 5

E. 8

C. 6

F. 9 or more