Answer from cs61c-ao (Roger Tseng 16507336) for Question 1
no the circuit will not behave as expected because flip-flops require a clk-to-q delay to remain constant so that the input data will be transferred into the Q output correctly.  the Q output will change to the the current D input only when then CLK is a positive clock edge.