Answer from cs61c-ap (Nicole Rungsitiyakorn 13543412) for Question 1
No this would not work as expected. The input to the second flip-flop would always be needed 1 clock cycle before it got there. The clock-to-q delay would  give us unexpected results.