Answer from cs61c-aw (wing hin kao 16500429) for Question 1
i would take a risk of unstable behavior because i would not make sure that output of the first flip-flops as a input of the second flip-flops will have a small period of time that the signal is stable around the rising edge of clock signal.