Answer from cs61c-ad (Maung Maung Aung 16764789) for Question 1
I don't really understand this question. But i think in C we pass the argument value from caller to callee. In Verilog, we just pass the high/low signal to the function arguments.