Answer from cs61c-ah (Charles Lee 16102343) for Question 1
The arguments of functions are normally associated with the function in C, but in Verilog you use modules to process instructions and commands. You define input and outputs associated with the module at hand. You also define three additional signals.