Answer from cs61c-as (Gerardo Bonilla 15311015) for Question 1
In C, the arguments of a functions are passed into the function by the caller as values and they are then stored in the callee's variables set up in the function code. In Verilog, it is the same only it also passes the output variable.