Answer from cs61c-ay (Peter Lau 16743989) for Question 1
In C arguments are passed as an ordered list, and arguments are associated by the order they're declared and passed in. 

The same is done in Verilog, instead of arguments, modules have inputs and output pins, but they're also passed as an ordered list.