Answer from cs61c-by (toan nguyen 16197920) for Question 1
C passes those arguments as actual parameters

Verilog uses submodules within modules