Answer from cs61c-ca (christina capozzola 17003457) for Question 1
they are passed in parenthesis to the callee. it is done the same way in Verilog:

mux2 (.out (o), .in (a)) etc..