Answer from cs61c-eb (Dae-Yeon Kim 16568138) for Question 1
In C, the arguments are passed in the order the things are put.

In Verilog, the programmer need to physically label
which one goes where.