Answer from cs61c-ei (Jing Chen 16669246) for Question 1
In C, the programmer passes arguments to functions by filling out the function parameters with the specified variable type that matches the defined function. In Verilog, to instantiate a module and pass in local signals, the programmer must list each port in the module with each one preceded by a “.”and followed by the name of a local signal in parentheses.