Answer from cs61c-en (Lai, Siu Lun Chris 16529329) for Question 1
In C, the caller must specify the arguments in the correct order. But in Verilog, if we use the dot operator, we can put the arguments in the function call in different order