Answer from cs61c-ep (Hao Wen Vivian Chong 15826235) for Question 1
It calls the function with the arguments like func(arg1, arg2, arg3). In Verilog, one would list the input ports preceded by a '.' and followed by the local signal name in parentheses.