Answer from cs61c-al (Phillip Chin 16156822) for Question 2
module clock
     inital
       begin
          CLK = 1'b0;
          forever
              #2 CLK = ~CLK;
        end
endmodule