Answer from cs61c-av (Kenneth Wong 16192104) for Question 2
module clk;
    reg CLK;
    initial 
      begin 
         CLK=1’b0; 
         forever 
           #2 CLK = ?CLK; 
      end 
endmodule