Answer from cs61c-bg (Spencer Ahrens 16187781) for Question 2
module CLK
  output CLK;
  always #2 CLK = ~CLK;
endmodule