Answer from cs61c-ca (christina capozzola 17003457) for Question 2

module clock;
  #1 a=1
  #1 a=0
  #1 a=1
  #1 a=0
endmodule