Answer from cs61c-cq (shijie Li 15959617) for Question 2
module CLK;
reg t0;
reg a0
initial
begin
t0=1’b0;
a0 = 0
forever
#2 t0 = ˜t0;
a0 = 1
end
endmodule