Answer from cs61c-ee (Michael Shen 15963205) for Question 2
module clock;
reg clk;

initial
  begin
    #0 clk = 0;
    repeat(100)
    begin
      #2 
        if (c) c=0; else c=1;
    end
  #2 finish;
  end
endmodule