Answer from cs61c-ew (Joo-Rak Son 16103505) for Question 2
module CLK;
  reg tick;
  initial
    begin
      tick = 1'b0
      forever
        #2 tick = ~tick;
    end
endmodule