Answer from cs61c-ay (Peter Lau 16743989) for Question 4
a b and expected are set two to values at the same time. unless a time frame is specified verilog statements are executed simultaneously. Setting a signal to different values simultaneously causes an undefined result.