Answer from cs61c-ef (Tanay Nagjee 16096756) for Question 4
Verilog does not execute every statement after the previous statement, and so both statements will occur at the same time. There is no way of knowing what the results will hold in this case.