Answer from cs61c-en (Lai, Siu Lun Chris 16529329) for Question 4
Since the code doesn't specify the time,  the two assignment to a and b occurs at the same time. So Verilog will not know what the values of a and b are, so an undefined result will be produced