Answer from cs61c-eq (Nicholas Hwang 16732453) for Question 4
The assignments after 'begin' happen at the same time; 'a' and 'expected' are both simultaneously assigned different values, which will cause undefined results since it is not clear which values those variables are supposed to take on. Thus Verilog will print them as undefined.