Answer from cs61c-ev (Roland Carlos 16583196) for Question 4
Since the #'s are missing from the beginning, all the statements in the first part will occur at the same time (the start of the simulation), which will cause undefined results. In Verilog, you actually have to advance the clock yourself (otherwise you get an unrealistic simulation) with the #(number) at the beginning of a line.