Answer from cs61c-fx (maryam nili 13888544) for Question 4
In verilog time doesn't move a long untill we do something to advance it.The omition of #10, would cause the statements to occur at the same time(the start of simiulation)causing undefined results.So no useful simulation can happen.