Write the Verilog for a system clock called CLK with which
oscillates between 0 and 1 every 2 seconds, that is, a 4 ns oscillation
period.