Answer from cs61c-au (Robert Webb 14343043) for Question 2
The RegWrite signal is simply an input for the clock.  This ensures that the state of registers is changed when the designer intends for them to be changed.