Answer from cs61c-ce (aretha samuel 15797004) for Question 2
is the write control signal, which must be asserted for a write to occur at the clock edge