Answer from cs61c-eb (Dae-Yeon Kim 16568138) for Question 2
It is a control signal that will tell
the state element to not update specifically,
in a clock-edge, if the element isn't updated every
clock-edge.
It's a control signal that needs to be 
asserted to make a write at the clock edge.