Answer from cs61c-ec (Osbert Orr 16671538) for Question 2
The signal must be asserted for a write to occur at the clock edge.