Answer from cs61c-ep (Hao Wen Vivian Chong 15826235) for Question 2
The RegWrite signal is asserted so that a write into a register can occur on the clock edge. Otherwise, the data would always be written into the register at the clock edge regardless of whether we wanted the data written or not.