Answer from cs61c-cl (Hiroki Terashima 16032281) for Question 2
This signal is set if the instruction is branch onequal and the Zero output of the ALU is true.  

When deasserted, the second ALU operand comes from the second register file output, and when asserted, the second ALU operand is the sign-extended, lower 16 bits of the instruction.