Answer from cs61c-aw (wing hin kao 16500429) for Question 1
The delayed branch always executes the next sequential instruction, with the bench taking place after that one instruction delay.
it makes the pipeline proceeds at full speed.