Answer from cs61c-ef (Tanay Nagjee 16096756) for Question 1
The delayed branch always executes the next sequential instruction, with the branch taking place after that one instruction delay. It serves the function of pipelining MIPS code.