Answer from cs61c-em (JinHyung Park 17762465) for Question 1
This is the solution actually used by the MIPS architecture. The delayed branch always executes the next sequential instruction, with the branch taking place after that one instruction deley.