Answer from cs61c-fx (maryam nili 13888544) for Question 1
It's a instruction line following the branch.
it's a solution to control hazard in which MIPS software will place an instruction immediately after the delayed branch instruction that is not affected by the branch,and a taken branch changes the address of the instruction that follows this safe instruction.