Answer from cs61c-ah (Charles Lee 16102343) for Question 2
Well first of all you have this fictitious register named $to. Replacing $to with $t0 yields a data hazard because the result of the second instruction depends on the first one. We still have to wait a cycle because this is a load-use- data hazard though.